N4891A 400GBaSE FEC-aware Receiver Test

Introduction

Keysight's N4891A 400GBASE FEC-aware receiver test solution allows measuring frame loss ratio in 400G Ethernet links using FEC by supplying one stressed lane, while maintaining the proper FEC striped test pattern data across all lanes. This solution provides unique insights to understand how component and system design tradeoffs are affected by Forward Error Correction (FEC) requirements and to predict the system margin under real conditions.





400GbE is Revolutionary not Evolutionary

The steadily increasing demand for more computing power and bandwidth fueled by cloud applications has accelerated the deployment of higher speed interfaces in datacenters. The move from NRZ-based 100G interfaces to PAM4-based 400G interfaces is revolutionary, rather than evolutionary: New technologies such as linear broadband amplifiers and drivers as well as adaptive digital equalizers have become a mandatory part of the design but are not sufficient to ensure error-free operation. 400G links typically operate at rather high intrinsic bit error rates (BER) and forward error correction (FEC) is therefore required.

The combination of adaptive equalization and FEC has drastically increased the level of complexity in the characterization and validation of silicon devices, application-specific integrated circuits (ASICs), fiber and copper interconnects, optical transceivers, and the port electronics of switches and routers. Identifying potential performance and interoperability issues at an early stage is critical as answers are complex and time-consuming to solve.

Testing FEC-enabling links

The IEEE 400GBASE standard clauses require the use of the Reed-Solomon code RS (544,514), also known as KP4, to ensure error-free operation. When bit errors are randomly distributed, the system margin and resulting Frame Loss Ratio (FLR) can be easily derived from the pre-FEC BER. However, besides jitter mechanisms and pattern-dependent effects (like inter-symbol interference, ISI), adaptive Decision Feedback Equalizer (DFE) which are necessary to cancel impact of reflection in the links are a major source of error bursts, which can exceed the error correction capability of the FEC, resulting in loss of the entire FEC code word – several thousands of bits of lost data. As such effects have a direct impact on interoperability, 400G Ethernet standards compliance tests for electrical and optical interface require meeting both a conventional BER limit, as well as a Frame Loss Ratio (FLR) measurement.




Figure 1. Principle of 400GAUI-8 FEC-aware layer 1 testing

N4891A FEC-aware Receiver Test Solution

The N4891A is a flexible solution designed to test PAM4-based 50G, 100G, 200G and 400G host ASICs and transceiver modules requiring a loopback to an error analyzer. The table below provides a high-level overview of the N4891A solution capabilities compared to a classical BERT system and a protocol analyzer.

Applications	Protocol tester	Bit Error Tester	N4891A Solution
Layer 1 functional test	\checkmark	\checkmark	\checkmark
Layer 2,3 functional test	\checkmark	-	-
Performance characterization	-	\checkmark	\checkmark
Layer 1 - FLR and FEC margin measurements	\checkmark	-	\checkmark
BER measurements under stress condition as defined by IEEE 802.3	-	\checkmark	\checkmark
FLR and FEC margin measurements under stress condition as defined by IEEE 802.3	-	-	\checkmark

Overview

Standard compliance tests are performed by stressing one lane at the time, with all other lanes carrying traffic. This is a challenge when coping with the KP4 FEC encoding, which is distributed over all lanes (FEC-striping). N4891A combines the M8040A 64 Gbaud high performance BERT to generate the correct striped FEC test pattern on the single lane under test, along with a N4891A-00x 2- or 4-port 400GE Layer 1 BERT QSFP-DD test system to provide the proper aligned striped FEC traffic on the other 7 lanes enabling it to measure the FLR of the tested interface under stress conditions. This test method is prescribed in the IEEE 802.3 standard clauses 121,122, 124 and 138, 139,140 (802.3bs and 802.3cd respectively).

e Stats	Start Paul	e Stop Cear Sats	Duration: 0:09:09.974								
ords	Physical Lane	PCS Lane Marker Lock	PCS Lane Marker Map	Relative Lane Skew (ns)	PCS Lane Marker Error Count	FEC Symbol Error Count	FEC Corrected Bits Count	FEC Symbol Error Rate	FEC Corrected Bit Rate	VI. Lock Lost	
	Totals				0	4,862,113	5.606,754	2.09e-7	2.40e-8		
	1		1	12.047	0	321	364	2.20e-10	2.49e-11		
	2		2	12.047	0	-48	45	3.28e-11	3.26e-12		
	1		3	3.012	0	2,250	2.225	1.54e-9	1.52e-10		
	4		4	3.012	0	165	192	1.14e-10	1.31e-11		
	5		5	12.047	0	108,622	102,314	7.43e-8	7.00e-9		
	0		6	12.047	0	19,248	22,244	1.32e-8	1.526-9		
	7		7	18.071	0	2,763	2,534	1.89e-9	1.73e-10		
	8		8	18.071	0	450	576	3.08e-10	3.94e-11		
	9		9	15.059	0	4,168,214	4.857,502	2.87v 6	3.32e-7		
	10		10	15.050	0	353,671	303,664	2.428-7	2.694-6		
	11		11	18.071	0	39,428	42,402	2.70e-8	2.90e-9		
	12		12	18.071	0	1,765	1,944	1.21e-9	1.33e-10		
	13		13	15.059	0	82,961	88,842	5.540-8	6.05e-9		
	14		14	15.059	0	13,223	15,416	9.05e-9	1.05+-9		
	15		15	0.000	0	59,226	64,490	4.05e-8	4.41e-9		

Figure 2. PCS lanes statistics in 400GE KP4 mode view



[For compliance testing, the lane under stress of the device under test (DUT) can be calibrated with compliance test applications *software* such as *IEEE 802.3bs M8091BSCA Receiver Test Pre-Compliance Application.* For this, additional equipment such as a sampling oscilloscope or an interference source may be needed. For detailed information, please refer to the documentation of above-mentioned *software*. The DUT is then connected in loopback mode using a breakout cable to one of the QSFP-DD port for FEC decoding.




Figure 3. Example setup for a FEC-aware standard-compliant electrical receiver test.

The inferred FEC feature (N4891A-BRT option) is an alternative to real-time FEC encoding / decoding (N4891A-KP4/SYC option). Here FEC performance are estimated from PRBS error statistics analyzed and updated in real time. The impact of striping can be taken into account.

Optionally individual lanes can be looped back to an M8046A error analyzer for detailed characterization of the error mechanisms (burst errors visualization, error distance diagram).

Amphe	NUNAMB-0001											1 2 1
ERT S	tats start	Pause Stop Clear Stats	Duration: 17:17:51.283									
	Contraction of the local division of the loc	Manadi Gawaii Garantanad										
1x50G I	antes 16x25G La	nes										
804	Pattern Lock	Pattern Transmitted	Pattern Received	Bits Sent	Bits Received	Bit Errors Received	Bit Error Ratio	Number of Mismatched 0's	Number of Mismatched 1's	Mismatched 0's Ratio	Mismatched 1's Ratio	Pattern Lock Los
to's				27,100,589,533,037,680	27,100,589,533,037,840	19,221,907	7.09e-10	18,889,995	331,912	6.97e-10	1.228-11	
		PR85-31	PR85-31	3,387,573,691,629,760	3,387,573,691,629,760	63,412	1.87e-11	\$7,407	6,005	1.69e-11	1.77e-12	
		PR85-31	PRES-31	3,387,573,691,629,680	3.387,573,691,629,760	122,428	3.61e-11	121,122	1,306	3.58e-11	3.86e-13	
		PR85-31	PRBS-31	3,387,573,691,629,765	3.387,573,691,629,760	17.994,496	531e-9	17,970,258	24,238	5.30e-9	7.15e-12	
		PR85-31	PRES-31	3,387,573,691,629,760	3.387,573.691,629,760	115,525	3.41e-11	87,820	27,705	2.59e-11	8.18e-12	
		PR85-31	PR&S-31	3,387,573,691,629,600	3,387,573,691,629,760	30,832	9.10e-12	4,600	26,232	1.36e-12	7.74e-12	
		PR85-31	PR85-31	3,387,573,691,629,760	3.387,573,691,629,600	795,613	2.35e-10	642,711	152,902	1.90e-10	4,51e-11	
		PR85-31	PRES-31	3,387,573,691,629,600	3,387,573,691,629,680	\$7,613	1.70e-11	4,018	53,595	1.190-12	1.58a-11	
		PR85-31	PR85-31	3,387,573,691,629,760	3.387,573,691,629,760	41,988	1.24e-11	2,059	39,929	6.08e-13	1.18e-11	

Figure 4. 400GAUI-8 lanes statistics in PRBS mode view



Default - M8070B	? _ 🗆 ×
File Application System Clock Generator Analyzer Patterns Measurements Utilities Window Help	• -
😨 Setup View 📲 Modules View 📊 Error Distribution Analysis 1 🗙	
Single > (Q; (\) +) =	Finished
ਨੂੰ Error Map	Properties -
Error Map	× ▼ ×
	Acquisition Parameters M1
	Evaluation Parameters M1
	Correctable Symb 15
	Burst Error Analysis Density -
Error Bit : 435 100 200 300 400 frame : 12 600 700 800 900 1000	No. Of Symbol Err 5
Error Position	Analyzed Block Size 100
Symbol Errors per Frame Consecutive Error Distance Error Map Data	No Of Consecutive 10
Pattern	No of Consecutive
Bit Data 200704 Bits	Error Distance Thr 100
	• Show M1
13760 1010 0001 1110 10110 10110 10000	No. Of Symbol Errors Specify minimum number of symbols to be errored to make a burst.
Bit: Calculated Results Pattern	:PLUGin:EDA:EVALuation:BSErr 'Error Distribution Analysis 1',5
status Indicators	
Module Channel Rit Bate Generator Analys	zer
📓 🏊 📬 🛛 🕼 🗹 Enable Impairme	nts 🔽 Enable SSC Insert Error Preset All

Figure 5. Error Analysis of individual lanes using the M8046A error analyzer (M8070EDAB), providing signature of different error mechanisms (pattern-dependent, burst).

This solution also provides the unique capability to measure FLR and FEC margin of optical transceiver module under optical receiver stress test condition. For this purpose, the optical lane under stress is calibrated using a M8040A-based *N4917BSCB 400G Optical Receiver Stress Test Application software*. The FEC performance can be characterized for different combination of optical transmitter impairments such as inter-symbol-interference, optical noise, jitter, or crosstalk.




Figure 6. Example setup for a FEC-aware optical Receiver Stress test consisting of a A400GE-QDD multiport test system, a M8040A BERT, an 81491A reference transmitter and an N7731A optical switch



Features & supported standards

The N4891A solutions generates eight 26.5625 Gbaud PAM4 tributaries according to 50GAUI-1, 100GAUI-2, 200GAUI-4 and 400GAUI-8 recommendations. Interferences can be added on one electrical lane.

Adjustable parameters for the stressed lane

- Data Amplitude (from 100mV to 1.8V pp differential)
- Jitter type (sinusoidal, random, Bounded uncorrelated)
- Periodic jitter frequency (Hz) and amplitude (UI)
- De-emphasis coefficients (2 pre, 2 post)
- Pattern: PRBS, memory pattern and FEC encoded scrambled idle for following interfaces:
 - 50GBASE-R (PCS 0&1),
 - 100GBASE-R (PCS 0-9 on first channel and PCS 10-19 on 2nd channel)
 - 100GBASE-R (PCS 0-19 on the first channel at a 53Gbaud PAM4 coding)
 - 200GASE-R (PCS 0&1)
 - 400GASE-R (PCS 0&1)
- Additional parameters such as Sinusoidal interferer to Gaussian noise ratio, Eye width/height and can be controlled using the N4917BSCB and M809256PB and M8091BSPA compliance application software

Adjustable parameters for aggressor lanes

- Data Amplitude (from 250mV to 1025mV pp differential)
- De-emphasis (2 pre, 1 post)
- Pattern: 50GE-FEC, 100GE-FEC, 200GE-FEC, 400GE-FEC codewords with scrambled idle, PRBS31Q, PRBS23Q, PRBS20Q, PRBS15Q, PRBS13Q, PRBS11Q, PRBS9Q and PRBS7Q, SSPRQ
- Adjustable frequency range of +/- 100 ppm

Measurements

- FEC mode
 - Per lane PCS and FEC statistics
 - PCS lane marker lock & marker map
 - FEC port statistics with count and rate
 - FEC symbol bit error distribution analysis statistics
- PRBS mode
 - Per lane BER statistics
 - o Pattern re-lock
- Enhanced BERT mode
 - Verbose error stats
 - Inferred FEC performance
 - Burst error stats



The list of currently supported test procedures recommendation as well as planed extensions to the solution can be found in the table below.

Interface	Type of test	Companion solution	Availability
Electrical receiver test			
400GAUI-8			
200GAUI-4	IEEE 802.3 and Annex 120E,	M8091BSCA ¹	
100GAUI-2	135G		Yes
50GAUI-1			
Optical receiver stress test			
400GBASE-LR8/-FR8			Yes
400GBASE-DR4 400G-FR4/LR4 ²			
200GBASE-DR4/-LR4/ER4	IEEE 802.3 clauses 121,122,124,138,139 & 140		Yes
100GBASE-DR		N4917BSCB ¹	Yes
50GBASE-DR/-SR/-			Yes
400GBASE-SR8 400G-BiDi ³	IEEE 802.3.cm		Yes

1. N4917BSCB Optical Receiver Stress Test 2. 100G Lambda Multi-Source Agreement 3. 400G BiDi Multi-Source Agreement



N4891A Requirements

The software components of the N4891A solution run on an external PC or on M9537A embedded controller.

PC hardware requirements

- Operating system: Microsoft Windows 7, Windows 8, Windows 10, (64 bit)
- Memory: 8 GB RAM minimum
- Monitor resolution: WXGA+ (1440 x 900) minimum

PC installed software requirements

- Keysight IO Libraries Suite rev. 17.3x or later
- M8070B system software for M8000 Series, version 6.7.500 or later
- M8070ADVB Advanced Measurement Package for M8000 Series of BERT Test Solutions, version 1.1.550.2 or later

PC interfaces

- USB 2.0 or higher, LAN
- Monitor with Display-Port

Instrument firmware requirements

- M8040A BERT: M8070B system software as above
- N4891A/A400GE-QDD: KiOS version 3.0 or above



Configuration Guide

The N4891A 400GBASE FEC-aware receiver test solution is built up from various instruments and software. This configuration guide is designed to help you determine the best configuration for your needs. The options marked * are recommended but not mandatory.

Select the configuration for the M8040A 64 Gbaud high-performance BERT

M8040A High-performance BERT 64 Gbaud M8040A-BU2 M9505A 5-slot AXIe chassis with USB option, (requires external PC with USB connection) Step 2. BERT module minimum required configuration M8045A Pattern generator and clock module 32/64 Gbaud, 3 slot AXIe M8045A-G32 Pattern generator one channel NRZ, data rate up to 32 Gbaud M8045A-0G9 Forward Error Correction (FEC) Encoding, Module-wide License M8045A-0P3 PAM-4 encoding up to 32 Gbaud, module-wide license M8045A-0G3* Advanced jitter sources for receiver characterization, license M8045A-0G4 De-emphasis, module-wide license Short cable 1.85 mm (m) to 1.85 mm (m), 0.15 m, absolute matching 699 ps ± 1 ps, Qty 2 M8045A-801 recommended M8057A/B Remote head for M8045A pattern generator, 1 channel Step 3. Single Lane Error Detector (optional) M8046A* Analyzer module, 32/64 Gbaud, 1-slot AXIe M8046A-A32* Analyzer, one channel, data rate up to 32 Gbaud, NRZ M8046A-0A4 * Clock recovery for 32 Gbaud, license M8046A-0P3* PAM-4 decoding up to 32 Gbaud, license Step 4. M8000 system software configuration M8070B System software for M8000 Series of BER test solutions Advanced Measurement Package for M8000 Series of BERT Test Solutions (node-locked, M8070ADVB-1xx

Error Distribution Analysis Package for M8000 Series BER Test Solutions (node-locked,

transportable, floating or USB license) - only in combination with M8046A

transportable, floating or USB license)

Step 1. BERT chassis configuration



M8070EDAB-1xx*

Select the configuration for the A400GE-QDD 400GE layer 1 BERT and KP4 FEC multiport test system

N4891A-002/KP4/SYC	2-port 400GE Layer 1 BERT QSFP-DD test system with KP4 FEC option and synchronized to M8040A option
N4891A-004/KP4/SYC	4-port 400GE Layer 1 BERT QSFP-DD test system with KP4 FEC option and synchronized to M8040A option
N4891A-002/BRT	2-port 400GE Layer 1 BERT QSFP-DD test system with Enhanced BERT option
N4891A-004/BRT	4-port 400GE Layer 1 BERT QSFP-DD test system with Enhanced BERT option

Step 5. Select one configuration

Select the accessories components of the solution (either bundle or individual RF accessories)

Step 6. Bundles incl. QSFP-DD module control board & breakout adapter

N4891A-820	QSFP-DD 400G MCB Receptable, HCB Tx Test Adapter			
N4891A-811	QSFP-DD 400G HCB Rx Test Adapter			
N4891A-810	QSFP-DD 400G HCB Tx Test Adapter			

Step 7. RF adaptors, cables for clock / trigger connection

M8041A-801	2.92 mm Matched Cable Pair for M8000 Series (optional)
M8045A-801	External DUT Cable (2 required)
15442A	cable with Male SMA connectors for clock and trigger connection between M8040A and 400GE Layer 1 BERT QSFP-DD test system (2 required)
83059A	Coaxial Adapter, 3.5mm Male-Male, HCB-Tx to MCB connection (16 required)
11901D	2.4mm female to APC-3.5mm male adapter, M8040A to MCB connection (4 required)
M8195A-820	Termination 50 Ohm, 26.5GHz

Step 8. Power Supply (power requirements depend on the device under test)

E3632A	DC power supply. single output, dual range: 0-15V, 7A; 0-30V, 4A 105/120W. GPIB
E36313A	DC power supply, triple-output, 6 V, 10 A and 2 x 25 V, 2 A, 160 W: LAN, USB
E36102B	DC power supply, single-output, 6 V, 5 A, 30 W

Recommended Software

Step 9. Automated Stress Signal calibration

N4917BSCB-1xx*	Optical Receiver Stress Test compliance app single mode 200G and 400G IEEE (node-locked, transportable, floating or USB license)
M8091BSCA	Receiver Conformance Test Application for IEEE802.3bs/cd



Example connection diagrams




Figure 7. Connection diagram for testing the electrical Rx of an optical transceiver module with 400GAUI-8 interface (with loopback to error detector through HCB-Rx adapter).



Conclusion

Keysight's N4891A 400GBASE FEC-aware receiver test solution allows measurement of frame loss ratio in 400G Ethernet links using FEC by supplying one stressed lane, while maintaining the proper FEC striped test pattern data across all lanes. The test method is prescribed in the IEEE 802.3 standard clauses 121,122,123, 124, 138, 139,140 and Annex 120E and 135G (802.3bs and 802.3cd respectively). This solution provides unique insights to understand how component and system design tradeoffs are affected by Forward Error Correction (FEC) requirements and to predict the system margin under real conditions.

Related literature

- N4891A User Guide, N4891-90119
- M8040A datasheet, 5992-1525EN
- A400GE-QDD data sheet, product page
- M8091BSCA datasheet, 3121-1299EN
- N4917BSCB datasheet, 5992-4040EN
- Forward Error Correction Solutions ABCs of Bit Error Rate Testers White Paper, 5992-3454EN
- 400GE FEC Encode/Decode Processing, 5992-3405EN

More information

www.keysight.com/find/FEC-RX-Test

Keysight enables innovators to push the boundaries of engineering by quickly solving design, emulation, and test challenges to create the best product experiences. Start your innovation journey at www.keysight.com.



This information is subject to change without notice. Keysight Technologies, 2019 – 2023, Published in USA, July 6, 2023, 5992-4243EN