Advanced Design System 2001

DSP Synthesis

August 2001
Notice

The information contained in this document is subject to change without notice.

Agilent Technologies makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Agilent Technologies shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

Warranty

A copy of the specific warranty terms that apply to this software product is available upon request from your Agilent Technologies representative.

Restricted Rights Legend

Use, duplication or disclosure by the U. S. Government is subject to restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 for DoD agencies, and subparagraphs (c) (1) and (c) (2) of the Commercial Computer Software Restricted Rights clause at FAR 52.227-19 for other agencies.

Agilent Technologies
395 Page Mill Road
Palo Alto, CA 94304 U.S.A.

Copyright © 2001, Agilent Technologies. All Rights Reserved.
## Contents

1 **DSP Synthesis Overview**
- Launching DSP Synthesis ................................................................. 1-2
- Creating a New Project ................................................................. 1-3
- Opening an Existing Project ......................................................... 1-3
- Importing a File ............................................................................... 1-4
- Opening a File .................................................................................. 1-5
- Saving a File ...................................................................................... 1-5
- Copying a File ................................................................................... 1-6
- Closing a File ..................................................................................... 1-6
- Using Command Lines ...................................................................... 1-6

2 **Behavioral Synthesis Overview**
- Optimization Overview ............................................................... 2-4
- Using DSP Synthesis ...................................................................... 2-5
- Using the Synthesis Wizard .......................................................... 2-5
- Defining the Design Specifications ............................................... 2-6
- Design Modes .................................................................................. 2-7
- Timing Parameters .......................................................................... 2-9
- Design Styles .................................................................................... 2-13
- Clock Periods ................................................................................. 2-15
- Partitioning ...................................................................................... 2-17
- Selecting a Library .......................................................................... 2-20
- Mapping Libraries .......................................................................... 2-21
- Mapping Components ...................................................................... 2-26
- Estimating Resources ...................................................................... 2-26
- Fine Estimating Resources ............................................................ 2-28
- Sharable and Non-Sharable Resources ........................................... 2-29
- Synthesizing Designs ...................................................................... 2-31
- Timing Analysis ............................................................................... 2-32

3 **Output and Display Overview**
- Generating HDL Code ..................................................................... 3-1
- Defining HDL Specifications ........................................................ 3-2
- Selecting HDL Options .................................................................... 3-3
- Preparing for Verilog Simulation .................................................. 3-4
- Preparing for VHDL Simulation ..................................................... 3-5
- Compiling Verilog ........................................................................... 3-6
  - `compile_verilog` ......................................................................... 3-6
  - `compile_verilog.bat` ................................................................. 3-6
- Compiling VHDL ............................................................................... 3-7
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>compile_vhdl</td>
<td>3-7</td>
</tr>
<tr>
<td>compile_vhdl.bat</td>
<td>3-7</td>
</tr>
<tr>
<td>Generating RTL HDL</td>
<td>3-8</td>
</tr>
<tr>
<td>Printing a Specification Report</td>
<td>3-8</td>
</tr>
<tr>
<td>Displaying a Gantt Chart</td>
<td>3-9</td>
</tr>
<tr>
<td>Interpreting Results</td>
<td>3-11</td>
</tr>
<tr>
<td>Design Abstraction</td>
<td>3-11</td>
</tr>
<tr>
<td>Component Parameter Extraction</td>
<td>3-11</td>
</tr>
<tr>
<td>Component Parameter Optimization</td>
<td>3-11</td>
</tr>
<tr>
<td>Differences in Logic Synthesis tools</td>
<td>3-12</td>
</tr>
<tr>
<td>Performance Reporting</td>
<td>3-12</td>
</tr>
<tr>
<td>Area Estimation</td>
<td>3-12</td>
</tr>
<tr>
<td>4 Comparing Waveforms</td>
<td></td>
</tr>
<tr>
<td>Customizing Waveform Comparisons</td>
<td>4-1</td>
</tr>
<tr>
<td>Specifying Input Data</td>
<td>4-2</td>
</tr>
<tr>
<td>Processing Input Data</td>
<td>4-3</td>
</tr>
<tr>
<td>Defining Comparison Regions</td>
<td>4-4</td>
</tr>
<tr>
<td>Defining Comparison Criteria</td>
<td>4-5</td>
</tr>
<tr>
<td>Generating Comparison Results</td>
<td>4-6</td>
</tr>
<tr>
<td>Input AEL Functions</td>
<td>4-7</td>
</tr>
<tr>
<td>awc_read_generic</td>
<td>4-7</td>
</tr>
<tr>
<td>awc_read_example</td>
<td>4-8</td>
</tr>
<tr>
<td>awc_read_hpdataset</td>
<td>4-8</td>
</tr>
<tr>
<td>AEL Trigger Functions</td>
<td>4-8</td>
</tr>
<tr>
<td>awc_example_trigger</td>
<td>4-8</td>
</tr>
<tr>
<td>awc_internal_trigger</td>
<td>4-8</td>
</tr>
<tr>
<td>Comparison AEL Functions</td>
<td>4-9</td>
</tr>
<tr>
<td>awc_get</td>
<td>4-9</td>
</tr>
<tr>
<td>awc_put</td>
<td>4-9</td>
</tr>
<tr>
<td>awc_settype</td>
<td>4-9</td>
</tr>
<tr>
<td>awc_gettype</td>
<td>4-10</td>
</tr>
<tr>
<td>awc_bconvert</td>
<td>4-10</td>
</tr>
<tr>
<td>awc_find</td>
<td>4-10</td>
</tr>
<tr>
<td>5 Mapping Components to HDL</td>
<td></td>
</tr>
<tr>
<td>Component Mapping, Case 1</td>
<td>5-1</td>
</tr>
<tr>
<td>Component Mapping, Case 2</td>
<td>5-1</td>
</tr>
<tr>
<td>Arithmetic Operators</td>
<td>5-3</td>
</tr>
<tr>
<td>Bit Manipulation Operator (Barrel Shifter)</td>
<td>5-28</td>
</tr>
<tr>
<td>Control Logic Operators</td>
<td>5-31</td>
</tr>
<tr>
<td>General Logic Operators</td>
<td>5-36</td>
</tr>
<tr>
<td>Sequential Logic Operators</td>
<td>5-47</td>
</tr>
</tbody>
</table>
Chapter 1: DSP Synthesis Overview

DSP Synthesis is an easy-to-use hardware implementation tool that enables you to generate a register-transfer level (RTL) implementation of your design. DSP Synthesis helps you optimize at the macro block-level as opposed to the gate level.

The primary requirement for macro block-level optimization is that the macro blocks be sharable. As a result, a design’s algorithmic specification is partitioned into control instructions (serial-parallel conversion, for example), which are non-sharable, and data path instructions (adders and multipliers, for example), which are sharable. Any retiming required of the data path as a result of sharing macro blocks across instructions is done automatically within DSP Synthesis.

DSP Synthesis uses a schematic made up of synthesizable components to generate HDL (Verilog or VHDL) code. The design may also be optimized at the behavioral level (for factors such as throughput and clock speed) by trading off area with performance. Such trade-offs are typically used to arrive at optimal, cost-effective design solutions for a given problem.

The HDL code can be simulated and the simulation waveform can be compared against the waveform generated from the original schematic simulation.

Optimized HDL code can be used for logic synthesis and gate-level optimization in another software application. It can also be used to generate a schematic, if desired. The following is an idealized DSP Synthesis task flow.

---

Schematic

Optimize: Estimate, Schedule, and Bind

Generate HDL: VHDL or Verilog

Simulate HDL

Simulation Results

Unoptimized Design Path

Compare Simulation Results

Generate Schematic
DSP Synthesis Overview

DSP synthesis offers you the choice of an un-optimized and an optimized hardware implementation.

- An un-optimized implementation uses a one-to-one mapping of the specification component to a hardware component (VHDL or Verilog). Such an implementation is typically used for control-driven designs with a small number of sharable instructions.

- An optimized implementation requires the partitioning of a design into its control and data path segments. The optimization process uses the data path and library you specify to present you with design options that have varying area and performance values. The refined option is synthesized to generate an optimized control and data path using VHDL or Verilog. The control segment is then added back to complete the overall design.

Launching DSP Synthesis

DSP Synthesis can be launched either independently or from within Advanced Design System. Depending upon your computer platform and configuration, you can launch DSP Synthesis using any one of the following methods.

To launch DSP Synthesis from a Schematic window:

- Choose Tools > DSP Synthesis > Start DSP Synthesis from the Schematic window menubar for a signal processing design.

When you launch DSP Synthesis in this manner, you will need to open the desired design file for synthesis.

- Choose Tools > DSP Synthesis > Send Design to DSP Synthesis from the Schematic window menubar for a signal processing design.

When you launch DSP Synthesis in this manner, the active design in the Schematic window is automatically loaded for your synthesis tasks.

To launch DSP Synthesis on a UNIX workstation:

- Type dsynthesis in a terminal window to launch DSP Synthesis on its own, without launching Advanced Design System.

To launch DSP Synthesis on a PC:

- Double-click the shortcut for DSP Synthesis to launch DSP Synthesis on its own, without launching Advanced Design System.
Once the application is launched, the DSP Synthesis window is displayed automatically. This window is used to display the synthesis file you load.

Creating a New Project

DSP Synthesis uses the Advanced Design System project paradigm. A project acts as an organizer of one or more designs that may be created to accomplish a larger, overall implementation goal. It is used to keep together all the information for designing, analyzing, and synthesizing a design. It is also used to keep together the information generated in creating, simulating, and comparing HDL code.

You will need to create or open a design project before you can begin using DSP Synthesis for your design tasks.

To create a new project:

1. Choose File > New Project to display the New Project dialog box.
2. Enter a name and path for the new project or click Browse and use the New Project File Browser dialog box to define the path.
3. Once you have defined a name and path, click OK to create the project.

A feedback message is displayed to confirm that the current working directory has been changed to the project you specified. The DSP Synthesis window is then updated and can be used to import any existing synthesis files to the project.

Opening an Existing Project

DSP Synthesis uses the Advanced Design System project paradigm. A project acts as an organizer of one or more designs that may be created to accomplish a larger, overall implementation goal. It is used to keep together all the information for designing, analyzing, and synthesizing a design. It is also used to keep together the information generated in creating, simulating, and comparing HDL code.

You will need to open a design project before you can begin using DSP Synthesis for your design tasks.

To open and work within an existing project:

• Click Start > Programs > Advanced Design System 2001 > ADS Tools > DSP Synthesis.
1. Choose File > Open Project and use the Open Project dialog box that is displayed to locate the existing project you wish to use.

2. Once you have selected the project you wish to use, click OK to open the project and proceed with your digital synthesis tasks.

A feedback message is displayed to confirm that the current working directory has been changed to the project you specified. The DSP Synthesis window is then updated to display the contents of the project.

**Importing a File**

Importing a file is the first step toward synthesizing a design. During the import process, DSP Synthesis transforms the behavioral specification in a schematic into an internal format with separate control and data path information. The import process also performs compiler optimizations such as tree-height reduction and variable renaming.

All data generated during the import process is saved in a new file that uses the .ddb extension. This file is created in the Synthesis subdirectory within the project directory. The original design file is closed unchanged once the data has been imported.

To import a file from within DSP Synthesis:

1. Choose File > Import to import an existing design file. The Import dialog box is displayed to enable you to identify the design file you wish to open and read for import.

2. Once you have selected the design file you wish to import, click Import to open the file and proceed with the import process.

To import a schematic from a Schematic window within Advanced Design System:

- Choose Tools > DSP Synthesis > Send Design to DSP Synthesis to import the currently displayed design file.

OR

- Choose Tools > DSP Synthesis > Send Selected Components to DSP Synthesis to import only the currently selected components.

DSP Synthesis is launched and the import process is initiated for the design or component.
Opening a File

DSP Synthesis offers the standard file handling and management capabilities. DSP Synthesis uses the .ddb extension for its files. These files are created the first time you import a design into DSP Synthesis, and are typically saved in the Synthesis subdirectory within the project directory.

To open and work with an existing synthesis file:

1. Choose File > Open Synthesis File to open an existing synthesis file. The File Open dialog box is displayed to enable you to identify the existing file you wish to open.

2. Once you have selected the synthesis file you wish to display, click OK to open the file and proceed with your synthesis tasks.

Note Only one synthesis file can be open at a time. Be sure you save any changes made to an open file before opening a different file. A synthesis file uses the .ddb extension. This file is initially created in the Synthesis subdirectory within the project directory.

Saving a File

DSP Synthesis files are created the first time you import a design into DSP Synthesis. These files are typically saved in the Synthesis subdirectory within the project directory.

A synthesis file uses the behavioral specification in a schematic to create an internal format with separate control and data path information. This information, along with any optimization and synthesis data you may have generated during the process of exploring the design space, is stored in the file.

To save changes to a file:

- Choose File > Save to save any changes you have made to the currently open synthesis file.

A DSP Synthesis file transforms the behavioral specification from a schematic into an internal format with separate control and data path information. In addition, it includes compiler optimizations such as tree-height reduction and variable renaming. The data in this file generated during the import process is saved using the .ddb
extension. This file is created in the Synthesis subdirectory within the project directory.

Copying a File

A DSP Synthesis file is typically created in the Synthesis subdirectory within the project directory. This file is saved using the .ddb extension and it contains the data path and control information from the schematic design. In addition, any optimization and synthesis data you may have generated during the process of exploring the design space is stored in this file.

DSP Synthesis offers the standard file handling and management capabilities for making a copy of a synthesis file. When you make a copy, keep in mind that the copy contains the data found in the synthesis file. Any HDL files that you may have generated are not copied automatically.

To save a copy of the currently open file:

- Choose File > Save As to save a copy of the currently open synthesis file. Use the File Save As dialog box that is displayed to provide a name and location for the file you wish to create.

Closing a File

DSP Synthesis offers the standard file handling and management capabilities. Even though more than one file or component is used to make up a synthesis file, the interface is designed to present a simple and unified environment.

To close a currently open file:

- Choose File > Close Synthesis File to close an existing synthesis file. The open file is closed and a blank synthesis window is displayed.

Using Command Lines

DSP Synthesis includes features to automate the synthesis process.

To use the command line for automating your synthesis design tasks:

- Choose Options > Command Line to display the Command Line dialog box.
Keeping this dialog box open while you complete your synthesis tasks enables you to automatically generate a list of commands that you can reuse either directly or with any enhancements or parameters you wish to modify.
DSP Synthesis Overview
Chapter 2: Behavioral Synthesis Overview

DSP Synthesis uses a behavioral schematic to create a register-transfer level (RTL) design that consists of a data path specified by hardware components and control elements specified by a state table. Behavioral synthesis enables you to accommodate the growing complexity of designs by exploring large design spaces while reducing design time and errors.

Given a design problem, behavioral synthesis enables you to explore your options across the design spectrum between the two extremes of hardware implementation. Using the throughput requirement and clock cycle, DSP Synthesis provides you design options with varying area-performance trade-offs. That is, it enables you to determine the effects of area reduction on the speed of execution, both latency and throughput, and vice versa.

Behavioral Synthesis

Hardware Design Spectrum

Cheap and Slow  Fast and Expensive
Behavioral Synthesis Overview

Using the inputs you provide, estimates for the design options are displayed in a spreadsheet using one row for each design option.

<table>
<thead>
<tr>
<th>States</th>
<th>Master Clock Period (ns)</th>
<th>Design Style</th>
<th>Area</th>
<th>Throughput (MHz)</th>
<th>Latency (ns)</th>
<th>Vp_ADD</th>
</tr>
</thead>
<tbody>
<tr>
<td>E (R)</td>
<td>5.2</td>
<td>P</td>
<td>12720</td>
<td>1.73250E+02</td>
<td>577.2</td>
<td></td>
</tr>
<tr>
<td>E (R)</td>
<td>5.2</td>
<td>P</td>
<td>20980</td>
<td>4.39656E+02</td>
<td>202.8</td>
<td></td>
</tr>
<tr>
<td>E (R)</td>
<td>5.2</td>
<td>P</td>
<td>31500</td>
<td>9.15750E+02</td>
<td>108.2</td>
<td></td>
</tr>
<tr>
<td>E (R)</td>
<td>5.2</td>
<td>P</td>
<td>30370</td>
<td>1.82213E+03</td>
<td>83.2</td>
<td></td>
</tr>
<tr>
<td>E (R)</td>
<td>5.2</td>
<td>P</td>
<td>50205</td>
<td>4.93554E+03</td>
<td>67.6</td>
<td></td>
</tr>
<tr>
<td>E (R)</td>
<td>5.2</td>
<td>P</td>
<td>67428</td>
<td>1.36752E+03</td>
<td>52</td>
<td></td>
</tr>
<tr>
<td>E (R)</td>
<td>5.2</td>
<td>P</td>
<td>62352</td>
<td>2.136752E+03</td>
<td>52</td>
<td></td>
</tr>
<tr>
<td>E (R)</td>
<td>5.2</td>
<td>P</td>
<td>74000</td>
<td>2.136752E+03</td>
<td>46.9</td>
<td></td>
</tr>
<tr>
<td>E (R)</td>
<td>5.2</td>
<td>P</td>
<td>71004</td>
<td>2.136752E+03</td>
<td>52</td>
<td></td>
</tr>
<tr>
<td>E (R)</td>
<td>5.2</td>
<td>P</td>
<td>67258</td>
<td>2.136752E+03</td>
<td>52</td>
<td></td>
</tr>
</tbody>
</table>

Figure 2-1. DSP Synthesis Spreadsheet

In a typical DSP system that consists of several hardware components such as a processor, memory, an ASIC, etc., DSP Synthesis can be used to optimize the ASIC design.

For example, assume that the clock frequency for the following subsystem is 100 MHz, and the throughput requirement of this ASIC is 50 MHz. (The system clock frequency is usually determined by the technology and processes, and not by the ASIC alone.)

![Diagram of DSP System](image)

In this example, the filter banks are part of the data path block and can be optimized using DSP Synthesis. The input and output blocks do not contain any sharable...
components, and therefore are separated as a good design practice. For more information on partitioning the design, refer to “Partitioning” on page 2-17.

Given this design, the following two likely design cases illustrate the advantages of using DSP Synthesis to explore the design space before generating HDL.

Case 1: For the simplest hardware implementation of this block, each filter will need one hardware multiplier and one adder per tap for a total of 256 hardware multipliers and 254 hardware adders.

In this case unoptimized HDL code can be generated for the entire design (input, output, and data path blocks) without any design space exploration. For details on generating unoptimized HDL code directly from a schematic, refer to “Generating HDL Code” on page 3-1.

Case 2: In an optimized hardware implementation, the filters will need to produce one result every two clock cycles. This would allow the filters to be implemented using half the hardware adders and multipliers per tap for a total of 128 hardware multipliers and 128 hardware adders.

In this case HDL code for the control blocks (input and output) need to be generated separately. The filter banks can be optimized for a throughput of 50 MHz before the HDL code is generated. The two HDLs can then be manually stitched together to obtain the final HDL code (keep in mind the divide by 2 of the clock). The process of
Behavioral Synthesis Overview

combining HDL code for the control and data path blocks is referred to as Manual Stitching in the introductory flowchart describing the DSP Synthesis task.

**Optimization Overview**

Behavioral synthesis is particularly well-suited for optimizing designs within the application domain of data-dominated DSPs. The following is an idealized task flow of the behavioral synthesis optimization process, which works best for schematics with instructions that can share hardware.

![Flowchart]

Optimization uses your design and library specifications to generate options with varying area and performance values. The selected optimized option is then synthesized to generate a register-transfer level design that includes the optimized control and data path. Refer to "Estimating Resources" on page 2-26 for details on how resources are estimated. Refer to "Datapath Area" on page 3-12 and "Control and Wiring Area" on page 3-14 for details on how area is estimated for the synthesized data path.

DSP Synthesis also allows you to create designs with fixed throughputs. The main goal is trading off shareable, expensive components (such as multipliers and adders in the example above) with design performance. Resource sharing requires some control overhead and steering logic as well. To control resource sharing, a resource area threshold can be specified. If the area of a sharable resource is smaller than this threshold, the resource is not shared.
Using DSP Synthesis

DSP synthesis offers you a simple and flexible approach to generating an unoptimized or optimized hardware implementation from your design. A generalized DSP Synthesis work flow incorporates one or more of the following steps.

1. Launch DSP Synthesis.
   For details on the various methods of launching DSP Synthesis, refer to “Launching DSP Synthesis” on page 1-2.

2. Identify the design.
   For details, refer to “Opening a File” on page 1-5 or to “Importing a File” on page 1-4.

3. Define the design specifications.
   For details, refer to “Defining the Design Specifications” on page 2-6.

4. Map the library components.
   For details, refer to “Selecting a Library” on page 2-20 and “Mapping Components” on page 2-26.

5. Optimize the design.
   Skip this step for an unoptimized hardware implementation. For optimization details, refer to “Estimating Resources” on page 2-26.

6. Synthesize the design.
   Skip this step for an unoptimized hardware implementation. For optimization details, refer to “Synthesizing Designs” on page 2-31.

7. Generate an output.
   For details on the various available options, refer to “Output and Display Overview” on page 3-1.

Using the Synthesis Wizard

DSP Synthesis includes a wizard interface that steps you through the process of preparing your design for optimization. This process includes defining the design specifications, selecting the library, and mapping the components.

To use the synthesis wizard for preparing your design, do the following:
1. Launch the synthesis wizard.

Choose **Design > Synthesis Wizard** to launch the built-in synthesis specification wizard.

2. Define the design specifications.

For details on defining the design specifications, refer to “Defining the Design Specifications” on page 2-6.

3. Select the library.

For details on selecting a library, refer to “Selecting a Library” on page 2-20.

4. Map the components.

For details on mapping the components, refer to “Mapping Components” on page 2-26.

### Defining the Design Specifications

DSP Synthesis uses your design specifications for synthesis. Design specifications can be defined manually or by using the synthesis wizard.

To define the design specifications:

1. Display the specification options. Choose **Design > New Specification** to display the Specification dialog box where you can select the library, component, and design options. Or choose **Design > Synthesis Wizard** to use the synthesis wizard to guide you through the process of selecting the library, component, and design options.

2. Select the design specifications.

Use a pipelined style when the input data arrives at regular intervals and high throughput is the design goal. Use a non-pipelined style when the input data arrives at random intervals and a small latency is the design goal. Refer to “Design Styles” on page 2-13 for insights on how design styles affect throughput.

Specify the clock period or the clock frequency (1/clock period). Keep in mind that an optimum clock period is essential for good design and computing efficiency during estimation. Refer to “Clock Periods” on page 2-15 for insights on how clock periods can affect area, throughput, and latency.
Design Modes

There are a number of design modes available in DSP Synthesis. Many of them are described in this section.

The figure below illustrates a generic structure for a synchronous digital design.

![Digital Design Review](image)

The DSP Synthesis tool produces a design where the data path performs computation and stores the results in memory. The memory in this figure is divided into two parts: one stores the results of the computation and the other emits control signals to the data path and thus guides the computation performed in a clock cycle.

In the figure below illustrates the input-output relationship.

![Example Design 1](image)

The input to the DSP Synthesis tool is the graph showing the behavior (six additions). The DSP Synthesis tool emits an RTL design that consists of a data path and control that performs the function.
Behavioral Synthesis Overview

The same input can be realized using different RTL designs (below), some of which are better than others.

![Diagram of Example Design 2](image)

The DSP Synthesis tool generates several architectures and presents you the choices. It also ranks the choices by the functional area needed by the design. By this token, the second design is deemed inferior to the first design as it takes more area than the first while delivering the same performance.

The following two figures illustrate the synthesized design produced by the tool from a user's perspective. The internal details of the design are shown in the following figure. Note the buffer at the output.

![Diagram of User's View of RTL Design](image)

Figure 2-5. User's View of RTL Design

2-8 Design Modes
Timing Parameters

The figure below shows the timing model of a circuit. In this figure, the circuit produces a result one clock after the input is received. This result is stored in the buffer and held steady until the next iteration of circuit execution.

In Timing Diagram 2, the circuit produces one result every two clock cycles. For this design to work correctly, the input value must be held constant for two clocks, and the first result appears at the output after two clocks. Also, the result is held constant for two clocks when it is updated by the new result.
We now define the various timing metrics that are used in DSP Synthesis. Latency is the time needed to compute a result. This is the front-to-end delay of a component or a design. Clock refers to the system clock used to drive the design. It is usually determined by the technology and specified in MHz or its period (ns or ps). Critical path delay is the largest delay between two memory elements. A multi-cycle component (see figure below) is a component whose latency is greater than the clock period. In the above example, if the component latency is 15ns and the clock has a period of 10ns the component requires two clock cycles for execution.

Throughput is defined as the minimum number of clock cycles between two successive data points that can be sent to a component or a design. By the same token, it is also the rate at which the results can be produced. In the figure below, the throughput of the design is one result every two clocks (or, if the clock frequency is 100 MHz, then the throughput is 50 MHz). The latency of the design is four clock cycles. Thus, the first result appears four clock cycles after the input arrives, and after that the design produces one result every two clock cycles.
Maximum throughput is limited by several factors:

- One result per clock cycle.
- Throughput must be integer-divisible of the clock rate. If the clock frequency is 10 MHz, then a throughput of 7.5 MHz is not possible.
- If there is a multi-cycle component, then the number of cycles of that component limits the throughput. For example, if a multiplier requires two clock cycles for execution, then the throughput cannot exceed one result every two clock cycles.
- If there is a cycle in the input schematic, then throughput cannot exceed:
  \[
  \frac{\text{number of clocks required for the cycle}}{\text{number of registers in the cycle}}
  \]

The figure below is used as an example to illustrate maximum throughput limitations.

Suppose:

- Add latency = 1 clock
- Mul latency = 2 clocks

Therefore, cycle delay equals 3 clocks. And, maximum throughput is limited to one result every

\[
\text{max(} \text{add clock, mul clock, cycle delay/number of registers)}
\]
= \max (1, 2, 3/1) = 3.

Thus, if the clock frequency is 15 MHz, then throughput cannot exceed 5 MHz.

So, how can we increase the throughput of a design?

- Use faster components
- Use a faster clock
- Chaining

The first two solutions are easy to understand. So let’s define chaining. Chaining is the execution of two sequential instructions in one clock, as shown in the next figure.

![Figure 2-12. Chaining](image)

Figure 2-13 is the same as the maximum throughput example. If chaining is allowed and a clock with a periodicity of 30ns is used, a throughput of one result every clock cycle can be achieved.

![Figure 2-13. Advantage of Chaining](image)

Chaining, however, has its own problems. It may result in false paths in a design. In the figure below, the path shown in darker arrows is never used during the execution of the design. However, since it exists in the design, the timing analyzer may incorrectly surmise that the critical path in the design has two adders and one multiplier. The false path problem also impacts automatic test-pattern generators (ATPG), since ATPGs could unsuccessfully try to find methods of exciting a false path. The DSP Synthesis tool reports false paths generated by the tool.
Design Styles

DSP Synthesis can produce two types of designs: non-pipelined and pipelined. A pipelined design example is shown in the following figure.
A non-pipelined design is defined as one whose throughput is equal to the latency. The design style you choose should depend upon two factors: the manner in which the input data is received, randomly or at regular intervals; and the performance goal for your design, higher throughput or smaller latency. Keep in mind that the number of sharable resources also affects the design performance and, therefore, influences the design style used.

Even with the same number of resources, pipelined and non-pipelined styles can lead to different throughputs for the same input. However, given the same number of sharable resources, a pipelined design style typically yields an equal or better throughput.

To illustrate the effect of design style on the throughput, consider non-pipelined and pipelined implementations of the following example that has a clock period of 5 ns and executes two multiplication and one addition operations using one hardware adder and one multiplier. Assume that the hardware has a latency of 5 ns.
In a non-pipelined design a new input can be processed every three clock cycles, leading to a throughput of \(1/15 \text{ ns} = 66.7 \text{ MHz}\).

![Non-Pipelined Design Diagram]

In a pipelined design a new input can be processed every two clock cycles, leading to a throughput of \(1/10 \text{ ns} = 100 \text{ MHz}\).

![Pipelined Design Diagram]

As you can see, given identical resources, the throughput of the pipelined design in this example is higher than that of the non-pipelined design. At the same time, the latencies for the design are identical for this example.

**Clock Periods**

Clock periods have a significant impact on area and performance. Selecting a clock period that is small in relation to component latency can result in designs with large area, requiring large compute times because each component requires a large number of clock cycles for execution. At the same time, selecting a clock period that is large in relation to component latency can lead to slower designs.

For example, a clock period of 0.1 ns in a design with a component latency of 10 ns results in the use of 100 cycles for the execution of each component. And a clock period of 10 ns in a design with a component latency of 4 ns may result in the use of 10 ns for the execution of 4 ns instructions.
Behavioral Synthesis Overview

In general, a judicious adjustment of the clock period based upon the required number of clock cycles and the latency of the components used is needed to ensure optimum area and performance results.

To illustrate this concept, consider the effect of clock periods on performance in a simple, non-pipelined design with three adders and a multiplier. (Similar reasoning can be applied to the effect of clock periods on area in pipelined designs as well.)

Case 1: If the multiplier latency is 15 ns and the adder latency is 5 ns, a 5 ns clock period is ideal as it yields the following schedule.

$$\begin{array}{c}
\times 1 \\
+ 1 \\
\downarrow \\
+ 2 \\
\downarrow \\
+ 3 \\
\end{array}$$

In addition to an optimal performance, this schedule illustrates that although the design calls for three add operations, one hardware adder is adequate for an optimal design latency of $5 \times 3 = 15$ ns.

Case 2: If the multiplier latency is 6 ns and the adder latency is 5 ns, again, a 5 ns clock period is ideal as it yields the following schedule.

$$\begin{array}{c}
\times 1 \\
+ 1 \\
\downarrow \\
+ 2 \\
\downarrow \\
+ 3 \\
\end{array}$$

In addition to an optimal performance, this schedule illustrates that although the design calls for three add operations, one hardware adder is adequate for an optimal design latency of $5 \times 3 = 15$ ns.

Case 3: If the multiplier latency is 6 ns and the adder latency is 5 ns, a 6 ns clock period yields the following schedule.

$$\begin{array}{c}
\times 1 \\
+ 1 \\
\downarrow \\
+ 2 \\
\downarrow \\
+ 3 \\
\end{array}$$

In addition to an optimal performance, this schedule illustrates that although the design calls for three add operations, one hardware adder is adequate for an optimal design latency of $5 \times 3 = 15$ ns.
This schedule illustrates the effect of a large clock period on design latency which, in this case increases to become $6 \times 3 = 18 \text{ ns}$.

Case 4: If the multiplier latency is 4 ns and the adder latency is 5 ns, a 4 ns clock period yields the following schedule.

\[
\begin{array}{c}
\times \, 1 \\
+ \, \ 1 \\
\hline \\
+ \, \ 2 \\
\hline \\
+ \, \ 3 \\
\hline \\
\end{array}
\]

This schedule illustrates the effect of a small clock period on design latency which, in this case increases to become $6 \times 4 = 24 \text{ ns}$.

Case 5: If the multiplier latency is 4 ns and the adder latency is 5 ns, a 5 ns clock period yields the following schedule.

\[
\begin{array}{c}
\times \, 1 \\
+ \, \ 1 \\
\hline \\
+ \, \ 2 \\
\hline \\
+ \, \ 3 \\
\hline \\
\end{array}
\]

This schedule illustrates that in some situations a clock period that is larger than the smallest component latency may lead to an optimal design latency, $5 \times 3 = 15 \text{ ns}$ in this case.

As the preceding cases illustrate, a judicious adjustment of the clock period based upon the needs and resources of the design is essential for obtaining optimal area-performance results. These cases are not exhaustive and many more scenarios can be constructed.

Note  Registers in DSP Synthesis are assumed to be edge-triggered. A register’s clock-enable pin should not be connected.

---

**Partitioning**

Behavioral synthesis optimizes expensive, sharable components in the data path. Components which are not sharable, or not expensive should not be shared. Sending such components to DSP Synthesis only serves to burden the tool with information it cannot effectively use. Thus, partitioning designs prior to synthesis and sending only those parts that can be effectively optimized by DSP Synthesis is a good design practice. For example, if your design consists of a serial-to-parallel converter, followed
by a filter, followed by a parallel-to-serial converter, then the only part of this design that can be optimized by DSP Synthesis is the filter. Partitioning the design into three parts and sending only the filter to DSP Synthesis is recommended. Another reason for partitioning designs is for synthesizing multirate designs where different parts of the circuit need to operate at different throughputs. In this case, the design can be partitioned into subsets, each set designed independently and finally the complete design hand-assembled.

A good design practice for generating schematics is to use a modular hierarchy to group the different parts separately. The design process for a partitioned design can then be illustrated as follows:

1. Generate partitioned schematic.
2. Synthesize and generate HDL of each subset separately.
3. Manually stitch the HDLs of each piece. Stitching may need buffers and/or clock dividers. The design model and timing information must be satisfied.

The following examples illustrate the partition and design methodology.

The figure below shows a Viterbi decoder. The decoder consists of two major parts: the computation part and the storage of current best path.

![Figure 2-16. Example 1, Viterbi Decoder](image)

The computation part is best suited for optimization because the storage part has no sharable components and hence is not suitable for DSP Synthesis. Thus, to generate a good design, send the computational part to DSP Synthesis with throughput requirements, say, one result every two clock cycles (i.e., throughput = 1/2 clock frequency) and produce the HDL for this design. Also, produce the HDL (without DSP Synthesis) of the storage part. Notice that the computational part is operating...
at half the frequency of the storage part. Thus when the two HDLs are stitched, place a clock divider between them, as shown in the following figure.

![Diagram](image1.png)

Figure 2-17. Example 1, Viterbi Decoder, Continued

The figure below illustrates the need for a buffer. Suppose the original design is partitioned into three sets and each set is individually synthesized. Suppose blocks 1 and 2 have a latency of 6 and 4 clocks, respectively (the throughput of the two blocks are same in this example and is equal to 1/2 clock frequency). Then in order to ensure that the results of the two blocks arrive at the correct time at the last block, an extra buffer is needed, which must be clocked every two clocks.

![Diagram](image2.png)

Figure 2-18. Example 2

This final example illustrates how to use partitioning for down-sampling by 2. Synthesize both blocks separately, one for 10 MHz throughput and the other for 5 MHz throughput.
There is no need to use different clocks for driving the two blocks. While stitching the two HDLs together, use an extra buffer in between to hold the input value of the second block. Clock this buffer at 5 MHz while ensuring the phase is correct.

To summarize partitioning:

1. Partition.
2. Synthesize/generate the HDL, each piece separately.
3. Manually stitch the HDLs for each piece.

The stitched code may need a clock divider and/or buffers. Use the design model and timing information to check for these. Make sure the throughput requirements of each block are satisfied and all data arriving at a block are in phase.

**Selecting a Library**

DSP Synthesis uses your library choices for determining the components available for mapping during the synthesis process. The options available depend upon the libraries loaded for use.

You can select a library during any one of three processes: while using the synthesis wizard, when specifying the default for future designs, or while generating unoptimized HDL code.

To select the library:

1. Display the library options (**Options > Library Browser**)
   - Within the synthesis wizard, define the design specifications and click **Next** to display the library selection options.
• Choose **Design > New Specification** to display the Specification dialog box where you can select the default library option for synthesis.

• Choose **Design > Generate HDL** to display the HDL Generator dialog box. Click the design file name in the Design Selection field to select the design for which you wish to generate HDL code. Click **Edit Spec** to display the Specification dialog box where you can select the library you wish to use for HDL generation.

2. Select a library.

Click a library name from the Mapping Libraries list and click **Add** to move it to the Selected Libraries list. A brief description of the library is displayed when you select it in the Mapping Libraries list. To remove a library name from the Selected Libraries list, click the library name and click **Cut**. Refer to “Mapping Libraries” on page 2-21 for details on each library and when it can be used best.

### Mapping Libraries

Each DSP Synthesis library includes the full set of DSP Synthesis models. The HPLib libraries only support HDL generation and include no vendor-specific estimation data; the Xilinx4000e-HPLib and LSI500k-HPLib libraries support synthesis and include vendor-specific estimation data. Keep in mind that selecting components from two or more libraries will result in an overlap. Map to the most appropriate library based upon the HDL language and logic synthesis tools used in the implementation.

<table>
<thead>
<tr>
<th>Design Task and Tools</th>
<th>Library</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDL generation without targeting Design Compiler</td>
<td>“HPLib” on page 2-22</td>
</tr>
<tr>
<td>HDL generation targeting Design Compiler without DesignWare</td>
<td>“HPLib-Std_Logic_Arith” on page 2-22</td>
</tr>
<tr>
<td>HDL generation targeting Design Compiler using DesignWare</td>
<td>“HPLib-DesignWare” on page 2-23</td>
</tr>
<tr>
<td>Synthesis without targeting Design Compiler</td>
<td>“LSI500k-HPLib” on page 2-23</td>
</tr>
<tr>
<td></td>
<td>“Xilinx4000e-HPLib” on page 2-24</td>
</tr>
</tbody>
</table>
Behavioral Synthesis Overview

HPLib

- Generic Verilog simulation and synthesis models
- Numeric standard-based VHDL simulation and synthesis models
- Supports HDL simulation
- Verilog synthesis supports both Design Compiler and non-Synopsys logic synthesis tools
- Numeric standard-based VHDL supports non-Synopsys logic synthesis only

Map to if:
Generating HDL code only

HPLib-Std.Logic_Arith

- Generic Verilog simulation and synthesis models with DesignWare based simulation and synthesis models for signed multiplication.
- Standard logic arithmetic based VHDL (Synopsys Design Compiler compatible) simulation and synthesis models
- Verilog and VHDL synthesis supports only Design Compiler logic synthesis
- Utilizes basic DesignWare Library

Map to if:
- Generating HDL code using Verilog or standard logic arithmetic VHDL
- Targeting Design Compiler for synthesis of HDL without vendor-specific estimation data
- Not using DesignWare
HPLib-DesignWare

- DesignWare based Verilog simulation and synthesis models. Where a designware equivalent is unavailable, the corresponding generic Verilog equivalent is used.
- DesignWare based VHDL simulation and synthesis models. Where a designware equivalent is unavailable, the corresponding generic standard logic arithmetic VHDL equivalent is used.
- Supports only Design Compiler with DesignWare Foundation libraries

Map to if:
- Generating HDL code using Verilog or DesignWare-based VHDL
- Targeting Design Compiler for synthesis of HDL without vendor-specific estimation data
- Using DesignWare

LSI500k-HPLib

- Simulatable and synthesizable Verilog and numeric standard VHDL
- Memory is NOT synthesizable from the HDL
- Includes estimation data for LSI 500k
- Vendor: LSI
- Process: 500k

Map to if:
- Synthesizing and generating HDL code using Verilog or numeric standard VHDL
- Not targeting Design Compiler for synthesis of HDL with LSI-specific estimation data

LSI500k-HPLib-Std_Logic_Arith

- Simulatable and synthesizable Verilog and standard logic arithmetic VHDL
- Memory is NOT synthesizable from the HDL
- Signed Verilog multipliers use DesignWare-based models
Behavioral Synthesis Overview

- Includes estimation data for LSI 500k
- Vendor: LSI
- Process: 500k

Map to if:
- Synthesizing and generating HDL code using Verilog or standard logic arithmetic VHDL
- Targeting Design Compiler for synthesis of HDL with LSI-specific estimation data
- Not using DesignWare

LSI500k-HPLib-DesignWare
- Simulatable and synthesizable DesignWare Verilog and numeric DesignWare VHDL
- Memory is NOT synthesizable from the HDL
- Includes estimation data for LSI 500k
- Vendor: LSI
- Process: 500k

Map to if:
- Synthesizing and generating HDL code using DesignWare Verilog or VHDL
- Targeting Design Compiler for synthesis of HDL with LSI-specific estimation data
- Using DesignWare

Xilinx4000e-HPLib
- Simulatable and synthesizable Verilog and numeric standard VHDL
- Memory is NOT synthesizable from the HDL
- Includes estimation data for Xilinx 4000e
- Vendor: Xilinx
- Process: 4000e
Map to if:
- Synthesizing and generating HDL code using Verilog or numeric standard VHDL
- Not targeting Design Compiler for synthesis of HDL with Xilinx-specific estimation data

**Xilinx4000e-HPLib-Std.Logic_Arith**
- Simulatable and synthesizable Verilog and standard logic arithmetic VHDL
- Memory is NOT synthesizable from the HDL
- Signed Verilog multipliers use DesignWare-based models
- Includes estimation data for Xilinx 4000e
- Vendor: Xilinx
- Process: 4000e

Map to if:
- Synthesizing and generating HDL code using Verilog or standard logic arithmetic VHDL
- Targeting Design Compiler for synthesis of HDL with Xilinx-specific estimation data
- Not using DesignWare

**Xilinx4000e-HPLib-DesignWare**
- Simulatable and synthesizable DesignWare Verilog and VHDL
- Memory is NOT synthesizable from the HDL
- Includes estimation data for Xilinx 4000e
- Vendor: Xilinx
- Process: 4000e

Map to if:
- Synthesizing and generating HDL code using DesignWare Verilog or VHDL
- Targeting Design Compiler for synthesis of HDL with Xilinx-specific estimation data
Behavioral Synthesis Overview

- Using DesignWare

**Mapping Components**

Once you have selected the library for a specific design, DSP Synthesis generates the parts list and list of candidates automatically.

Once the list of parts is generated, the list of candidates is displayed. You can view this list sorted by design or candidate. A brief description of the candidate is displayed when you select it in the Library Candidates list. You can also choose to display the non-sharable operations. For details on how components are mapped to their HDL counterparts, refer to “Mapping Components to HDL” on page 5-1.

When mapping components while generating HDL, you also have the option of specifying the number of resources used.

To map the components:

- Choose **Design > New Specification** to display the Specification dialog box, select a library and then click the Component Selection tab to map the components automatically.

- Choose **Design > Synthesis Wizard** to launch the built-in synthesis specification wizard. Click **Next** to map the components within the synthesis wizard after you have defined the design specifications and the library selection options.

- Choose **Design > Generate HDL** to display the HDL Generator dialog box. Click the design file name in the Design Selection field to select the design for which you wish to generate HDL code. Click **Edit Spec** to display the Specification dialog box. Select a library and then click the Component Selection tab to map the components automatically.

**Estimating Resources**

Estimation or design space exploration enables you to reduce design time by quickly identifying superior design options.

The estimation process uses the behavioral specifications, clock cycle, and component area and delays to generate estimates of the various design options that range from inexpensive and slow designs to fast and expensive designs. It enables you to make an informed decision on the expected area-performance metrics of a design without
going through an exhaustive and computationally expensive process of generating the actual design.

This process uses a two-step approach to estimating resources. Given an input specification and a performance requirement, it estimates the resources needed for execution and, then, the performance of the design given the resources.

The resources considered for estimation include adders, multipliers, and storage registers. The performance can be measured as either the throughput or the latency of the design. Essentially, estimation involves arriving at an optimal set of points on the area-performance axes. Keep in mind that the estimates are relative, rather than absolute and they may not reflect the final results exactly at this stage.

When you open or import a design into DSP Synthesis and specify your design and library options, an estimate is generated to determine an initial set of possible designs, referred to as the design space. Each row in the spreadsheet represents a design option with its estimated resource requirements and performance.

<table>
<thead>
<tr>
<th>Status</th>
<th>Master Clock Period (ns)</th>
<th>Design Style</th>
<th>Area</th>
<th>Throughput (MHz)</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>(*) E (R)</td>
<td>6</td>
<td>P</td>
<td>12720</td>
<td>1.9015</td>
<td></td>
</tr>
<tr>
<td>(*) E (R)</td>
<td>6</td>
<td>P</td>
<td>20048</td>
<td>4.2735</td>
<td></td>
</tr>
<tr>
<td>(*) E (R)</td>
<td>6</td>
<td>P</td>
<td>31086</td>
<td>7.53651</td>
<td></td>
</tr>
<tr>
<td>(*) E (R)</td>
<td>6</td>
<td>P</td>
<td>38320</td>
<td>11.111</td>
<td></td>
</tr>
<tr>
<td>(*) E (R)</td>
<td>6</td>
<td>P</td>
<td>45288</td>
<td>13.8889</td>
<td></td>
</tr>
<tr>
<td>(*) E</td>
<td>6</td>
<td>P</td>
<td>67560</td>
<td>10.5185</td>
<td></td>
</tr>
<tr>
<td>(*) E (R)</td>
<td>6</td>
<td>P</td>
<td>60116</td>
<td>10.5185</td>
<td></td>
</tr>
</tbody>
</table>

Even within this initial estimate, some design options are identified as recommended. This categorization of designs as recommended is based on the premise that a given design is superior to all of the designs that lie in the quadrant to
Behavioral Synthesis Overview

its upper-left. In other words, it is superior to all other designs that deliver less or equal performance using more area.

For example, an option is considered inferior to another when it delivers the same throughput using more resources or area.

<table>
<thead>
<tr>
<th>Status</th>
<th>Clock Period</th>
<th>Design Style</th>
<th>Area</th>
<th>Throughput (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(*) E (R)</td>
<td>6</td>
<td>P</td>
<td>12728</td>
<td>1.5015</td>
</tr>
<tr>
<td>(*) E (R)</td>
<td>6</td>
<td>P</td>
<td>20040</td>
<td>4.2735</td>
</tr>
<tr>
<td>(*) E (R)</td>
<td>6</td>
<td>P</td>
<td>31008</td>
<td>7.90651</td>
</tr>
<tr>
<td>(*) E (R)</td>
<td>6</td>
<td>P</td>
<td>38320</td>
<td>11.1111</td>
</tr>
<tr>
<td>(*) E (R)</td>
<td>6</td>
<td>P</td>
<td>49228</td>
<td>13.8899</td>
</tr>
<tr>
<td>(*) E</td>
<td>6</td>
<td>P</td>
<td>67568</td>
<td>18.5195</td>
</tr>
<tr>
<td>(*) E (R)</td>
<td>6</td>
<td>P</td>
<td>60116</td>
<td>10.5105</td>
</tr>
<tr>
<td>(*) E</td>
<td>6</td>
<td>P</td>
<td>130892</td>
<td>27.7778</td>
</tr>
</tbody>
</table>

In some situations an option that uses more resources may actually yield better results after synthesis because the extra resources reduce the multiplexing and wiring costs. For an example that illustrates this, refer to Sharable and Non-Sharable Resources.

Once you arrive at some initial estimates, pick the design options that are closest to your specifications and proceed with fine estimating the design. For details on the fine estimation process, refer to Fine Estimating Resources.

Fine Estimating Resources

Fine estimating resources is an iterative process of exploring design options using this initial data. Select the design options that lie within an acceptable range of area...
or performance specifications and perform a fine estimation to further explore your options.

- To perform a fine estimation, select the design options and choose Design > Fine Estimation from the DSP Synthesis menubar.

<table>
<thead>
<tr>
<th>(R)</th>
<th>6</th>
<th>P</th>
<th>21608</th>
<th>7.03625E-12</th>
<th>6</th>
</tr>
</thead>
<tbody>
<tr>
<td>(R)</td>
<td>6</td>
<td>P</td>
<td>38328</td>
<td>1.11111E-11</td>
<td>8</td>
</tr>
<tr>
<td>(R)</td>
<td>6</td>
<td>P</td>
<td>0.1232</td>
<td>1.1.10001</td>
<td>76</td>
</tr>
<tr>
<td>(R)</td>
<td>6</td>
<td>P</td>
<td>0.1236</td>
<td>1.0185</td>
<td>60</td>
</tr>
<tr>
<td>(R)</td>
<td>6</td>
<td>P</td>
<td>0.1236</td>
<td>1.0185</td>
<td>60</td>
</tr>
<tr>
<td>(R)</td>
<td>6</td>
<td>P</td>
<td>123624</td>
<td>27.7778</td>
<td>42</td>
</tr>
</tbody>
</table>

Fine estimation takes the design options you identify and explores the design region in greater detail. The attempt in this process is to discover other design options within the range that better meet the design and performance goals. Often this process leads to the identification of options that are superior to those previously selected.

Fine estimation involves repeating this process until no new design options are discovered within the range of your interest.

Once you reach this point, pick the design option that best meets your specifications and proceed with synthesizing the design. For details on the synthesis process, refer to Synthesizing Designs.

**Sharable and Non-Sharable Resources**

Synthesizing a design may lead to an increase in the area estimates of a design option. Typically this increase results from the addition of non-sharable resources such as wires, multiplexers, and finite state machines. Consequently, a design option that seemed optimal after fine estimation may become unacceptable after synthesis.
Behavioral Synthesis Overview

In some situations a design option that uses more resources may actually yield better results after synthesis if the extra resources reduce the multiplexing and wiring costs. As a result, identifying an optimal design option for synthesis involves taking into consideration a trade-off between the use of sharable and non-sharable areas.

To illustrate this concept, consider the following example that estimates and synthesizes the following schematic.

The following three design options are generated as part of the estimation process. The first design option uses the lowest resources and occupies the smallest area. Based upon the area and resource estimates, this option may seem optimal if throughput and latency values are assumed to be within acceptable limits.

<table>
<thead>
<tr>
<th>Status</th>
<th>Clock Period</th>
<th>Design Style</th>
<th>Area</th>
<th>Throughput (MHz)</th>
<th>Latency (ns)</th>
<th>TRUNC_3 (L)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(*) E (R)</td>
<td>5.2</td>
<td>P</td>
<td>140</td>
<td>64.1026</td>
<td>15.6</td>
<td>1</td>
</tr>
<tr>
<td>(*) E (R)</td>
<td>5.2</td>
<td>P</td>
<td>200</td>
<td>95.1538</td>
<td>10.1</td>
<td>2</td>
</tr>
<tr>
<td>(*) E (R)</td>
<td>5.2</td>
<td>P</td>
<td>420</td>
<td>132.308</td>
<td>10.4</td>
<td>3</td>
</tr>
</tbody>
</table>

However, upon synthesis, the area requirements increase dramatically to take into consideration the multiplexing and wiring needs. Synthesizing the second design makes it the recommended option because it uses marginally greater area but yields better throughput and latency.

When all three options are synthesized, the third design becomes the recommended option because it uses the smallest area for significantly superior throughput.

<table>
<thead>
<tr>
<th>Status</th>
<th>Clock Period</th>
<th>Design Style</th>
<th>Area</th>
<th>Throughput (MHz)</th>
<th>Latency (ns)</th>
<th>TRUNC_3 (L)</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>5.2</td>
<td>P</td>
<td>1200</td>
<td>64.1026</td>
<td>15.6</td>
<td>1</td>
</tr>
<tr>
<td>S</td>
<td>5.2</td>
<td>P</td>
<td>1270</td>
<td>95.1538</td>
<td>10.4</td>
<td>2</td>
</tr>
<tr>
<td>(*) S (R)</td>
<td>5.2</td>
<td>P</td>
<td>1176</td>
<td>132.308</td>
<td>10.4</td>
<td>3</td>
</tr>
</tbody>
</table>
This simple example illustrates the point that arriving at an optimal synthesized design option requires trade-offs between sharable areas (adders, multipliers, etc.) and non-sharable areas (wires, multiplexors, finite state machines, etc.).

**Synthesizing Designs**

Synthesis begins with scheduling a specification from the behavioral or architectural level to the implementation level. Within DSP Synthesis this process uses the number of available components as a guide for assigning the execution of instructions in the behavioral specification to a specific clock cycle.

Scheduling is arguably the most important task in high-level synthesis because a majority of the area-performance trade-offs are made during this process. That is, given the specification and resource allocation, this process attempts to minimize the latency by determining when an instruction will start execution. Depending upon the design style you've specified, pipelined or non-pipelined, scheduling either maximizes the throughput or minimizes the latency of the design.

- To synthesize a design, select the design option and choose Design > Synthesis from the DSP Synthesis menubar.

Keep in mind that, in many instances, synthesizing a design that uses some extra resources may lead to a more economical solution by reducing the multiplexer, wiring, and other overhead costs. Refer to "Datapath Area" on page 3-12 and Control and Wiring Area for insights on how area estimations are generated within DSP Synthesis.

After scheduling, DSP Synthesis automatically initiates the Binding and Control generation process. This process essentially involves determining which instruction to execute in which component and which value to store in which register. Depending upon the scheduling, binding also adds steering logic between the components. In addition, this process considers overhead such as the multiplexer and wiring costs.

Once the binding is complete, the control is automatically generated and the completeRTL design with its data path and control is generated. For details on generating outputs or displaying the results from a synthesized design, refer to “Output and Display Overview” on page 3-1.
Behavioral Synthesis Overview

Timing Analysis

Static timing analysis of a synthesized design uses component delays to identify critical paths in the design (wiring delay is not considered). A path starts from a register and ends in a register. A path may span multiple clock cycles (in the case of multi-cycle components) or it may pass through multiple components (in the case of chained components). To perform a timing analysis, follow these steps:

1. Open the project (i.e., /examples/tutorial/hdlgen_prj) in the Advanced Design System Main window.
2. Go to the Schematic window and select Tools > DSP Synthesis > Send Design to DSP Synthesis.
3. The New Synthesis File dialog box appears. Enter the synthesis file name and click OK.
5. The Specification dialog box appears. Highlight the desired mapping library and click Add.
6. Click the Component Selection tab followed by OK.
7. Click the Design Specification tab. Select a design style, enter the master clock parameters and click OK.
8. In the DSP Synthesis window, select one of the generated blue designs.
10. Choose another generated blue design.
11. Select Design > Synthesis.
12. Choose one of the recommended/synthesized red or pink designs.
14. The Timing Analysis Result window appears. Click Save.
15. In the Save Timing Analysis Result dialog box, enter a file name for the results to be saved in and click OK.
Chapter 3: Output and Display Overview

DSP Synthesis offers a variety of output and display options. You can print both a specification report and the results of the design space options generated for the design. Once a design has been synthesized, you can also display a gantt chart of its schedule.

The following is a depiction of the output and display options available within DSP Synthesis.

Generating HDL Code

DSP Synthesis enables you to generate HDL (VHDL or Verilog) code once you have created and simulated a design. To generate HDL, load the design and select the component library. Once you select a library, the design’s components are mapped automatically to components available in the library. After the components are mapped, you can generate the HDL code.

To generate HDL code:

1. Load the design.

   Choose Design > Generate HDL to display the HDL Generator dialog box. Click the design name in the Design Selection field to select the design for which you wish to generate HDL code.
You can also choose Tools > HDL Generator > Send Design to HDL Generator from a Schematic window menubar to load the active design.

2. Define the HDL Specifications.

   Click Edit Spec to display the Specification dialog box where you can select the library and component. For details, refer to “Defining HDL Specifications” on page 3-2.

3. Select the language options.

   Define the language and test bench options for generating the HDL code. For details, refer to “Selecting HDL Options” on page 3-3.

4. Define the output file.

   Enter the file name and path for storing the HDL code.

5. Generate HDL code.

   Click Generate to generate HDL code.

---

**Defining HDL Specifications**

Define the specifications you wish to use before generating HDL code. This task can be accomplished on its own or as the second step in generating HDL code, after you have loaded a design.

To define the HDL specifications:

1. Display the specification options.

   Choose Design > New Specification to display the Specification dialog box where you can select the library, component, and design specifications. Alternatively, click Edit Spec in the HDL Generation dialog box to display the Specification dialog box. Keep in mind that the design specifications are not available when you display the specifications during the process of generating HDL.

2. Select the library.

   Click a library name from the Mapping Libraries list and click Add to move it to the Selected Libraries list. A brief description of the library is displayed when you select it in the Mapping Libraries list. To remove a library name from the Selected Libraries list, click the library name and click Cut.
For descriptions of the contents of each library, refer to “Mapping Components to HDL” on page 5-1.

3. Select the components.

Click the Component Selection tab to generate the list of parts automatically. Once the list of parts is generated, the list of candidates is displayed. You can view this list sorted by design or candidate. A brief description of the candidate is displayed when you select it in the Library Candidates list. You can also choose to display the non-sharable operations and either view or specify manually the number of resources to be used. For details on how components are mapped to their HDL counterparts, refer to “Mapping Components to HDL” on page 5-1.

4. Select the design specifications.

Click the Design Specification tab to select the design specifications. You can specify a pipelined or non-pipelined style and you can specify the clock period you wish to use. These options are not available when you display the specifications during the process of generating HDL.

If you have been defining the HDL specifications during the process of generating HDL, you may now continue on to the process of “Selecting HDL Options” on page 3-3.

**Selecting HDL Options**

Define the language and test bench options you wish to use for generating HDL code. This task is typically accomplished during the process of generating HDL code after Defining HDL Specifications.

To define the HDL options:

1. Select the language.
   
   Pick the option you wish to use: Verilog or VHDL.

2. Select the test bench options.
   
   Select the PLI option if you plan to generate Verilog code and wish to use PLI for the file reading functions.

3. Select insert input I/O buffer.

4. Define the time indexes.
Output and Display Overview

Include test vectors and specify the start and stop time indexes if you plan to simulate the HDL code once it is generated.

5. Define the input dataset.

Enter the name and path for the dataset you wish to use. Alternatively, click Browse to browse through the directory structure and specify the name and location of the dataset file.

Once you have selected the HDL options, you may continue with the process of “Generating HDL Code” on page 3-1.

Preparing for Verilog Simulation

Use the following steps to prepare the generated Verilog code for simulation. This process can be accomplished once you have generated Verilog code. For details on generating Verilog code, refer to Generating HDL Code.

To prepare for Verilog simulation:

1. Compile the Verilog code.

   Run the help script <project directory>/synthesis/verilog/compile_verilog to retrieve and compile the Agilent EEsof Verilog library files for simulating the generated Verilog code. If you use ModelSim from Mentor™, you can run it to compile both the Agilent EEsof library files and the generated Verilog file. For details on the contents of the help script, refer to Compiling Verilog.

   To complete this step on your own, copy and compile the hp_arith.v and hp_comp.v files from the Verilog subdirectory within the Advanced Design System directory (../dsynthesis/lib/verilog).

2. Compile and link the PLI C file.

   If you use PLI for its file reading functions, you will need to compile the read.c file and either link it to the Verilog simulator or make it into a shared library or DLL.

   The read.c file is located in the Verilog subdirectory within the Advanced Design System directory (../dsynthesis/lib/verilog) and it contains instructions for linking it to Verilog-XL, VCS, and MTI.

3. Modify the test bench, as desired.
Preparing for VHDL Simulation

Use the following steps to prepare the generated VHDL code for simulation. This process can be accomplished once you have generated VHDL code. For details on generating VHDL code, refer to “Generating HDL Code” on page 3-1.

To prepare for VHDL simulation:

1. Compile the VHDL code.
   
   Run the help script `<project directory>/synthesis/vhdl/compile_vhdl` to retrieve and compile the Agilent EEsof VHDL library files for simulating the generated VHDL code. For details on the contents of the help script, refer to “Compiling VHDL” on page 3-7.

   To complete this step on your own, copy and compile the `hp_arithutils.vhd`, `hp_utils.vhd`, `hp_arith.vhd`, and `hp_comp.vhd` files from the VHDL subdirectory within the Advanced Design System directory (`./dsynthesis/lib/vhdl`).

2. Modify the test bench, as desired.

   Within Agilent Ptolemy an unconnected clock pin is assumed to be connected to a global clock. However, HDL simulation needs a clock waveform. DSP Synthesis adds a clock waveform that starts with a negative clock phase followed by a positive phase. Each phase lasts for a period of timestep/2 time.

   Modify this clock waveform to meet your needs.

   In addition, you may wish to add values in the test bench for any unconnected global pins such as Set and Low.

4. Simulate the Verilog code.

   Compile *outfile.v and simulate. The output values are saved to *outfile.out.

Within Agilent Ptolemy, an unconnected clock pin is assumed to be connected to a global clock. However, HDL simulation needs a clock waveform. DSP Synthesis adds a clock waveform that starts with a negative clock phase followed by a positive phase. Each phase lasts for a period of timestep/2 time.

Modify this clock waveform to meet your needs.

In addition, you may wish to add values in the test bench for any unconnected global pins such as Set and Low.
3. Simulate the VHDL code.
	Compile *.vhd and simulate. Output values are saved to *.out.

Compiling Verilog

Use the following example scripts to ascertain the steps you need to take to compile
the Verilog code. compile_verilog is an example script for the UNIX workstation,
while compile_verilog.bat is an example script for the PC.

Before you begin to compile, retrieve the Verilog model library files hp_comp.v and
hp_arith.v, from the Verilog subdirectory within the Advanced Design System
directory (../dsynthesis/lib/verilog). The actual commands you then use to compile
will be specific to your processes and tools. In general, they should follow the steps
illustrated by the following example scripts.

**compile_verilog**

```bash
cp ../dsynthesis/lib/verilog/hp_comp.v .
cp ../dsynthesis/lib/verilog/hp_arith.v .
rm -rf work
vlib work
vlog hp_comp.v
vlog hp_arith.v
vlog ../synthesis/ls8npli.v
```

**compile_verilog.bat**

```bash
copy ..\dsynthesis\lib\verilog\hp_comp.v .
copy ..\dsynthesis\lib\verilog\hp_arith.v .
deltree \y work
vlib work
vlog hp_comp.v
vlog hp_arith.v
vlog ..\synthesis\ls8napli.v
```

Once you have compiled the Verilog code, you may continue with the process of
“Preparing for Verilog Simulation” on page 3-4.
Compiling VHDL

Use the following example scripts to ascertain the steps you need to take to compile the VHDL code. compile_vhdl is an example script for the UNIX workstation, while compile_vhdl.bat is an example script for the PC.

Before you begin to compile, retrieve the VHDL model library files hp_arithutils.vhd, hp_utils.vhd, hp_arith.vhd, and hp_comp.vhd from the VHDL subdirectory within the Advanced Design System directory (./dsynthesis/lib/vhdl). The actual commands you then use to compile will be specific to your processes and tools. In general, they should follow the steps illustrated by the following example scripts.

**compile_vhdl**

```bash
cp ../dsynthesis/lib/vhdl/hp_arithutils.vhd .
cp ../dsynthesis/lib/vhdl/hp_utils.vhd .
cp ../dsynthesis/lib/vhdl/hp_comp.vhd .
cp ../dsynthesis/lib/vhdl/hp_arith.vhd .
rm -rf work
vlib work
vcom hp_arithutils.vhd
vcom hp_utils.vhd
vcom hp_comp.vhd
vcom hp_arith.vhd
vcom ../synthesis/FIFO.vhd
```

**compile_vhdl.bat**

```bash
copy ..\dsynthesis\lib\vhdl\hp_arithutils.vhd .
copy ..\dsynthesis\lib\vhdl\hp_utils.vhd .
copy ..\dsynthesis\lib\vhdl\hp_comp.vhd .
copy ..\dsynthesis\lib\vhdl\hp_arith.vhd .
deltree \y work
vlib work
vcom hp_arithutils.vhd
vcom hp_utils.vhd
vcom hp_comp.vhd
vcom hp_arith.vhd
vcom ..\synthesis\ls8tap.vhd
```

Once you have compiled the VHDL code, you may continue with the process of “Preparing for VHDL Simulation” on page 3-5.
Generating RTL HDL

DSP Synthesis enables you to generate register-transfer level (RTL) HDL (VHDL or Verilog) code once you have optimized and synthesized a design. To generate the RTL-HDL, load the design and synthesize one or more design options. Once you have synthesized a design, you can generate RTL-HDL code for it.

To generate RTL-HDL code:

1. Select the design.
   Choose Design > Generate RTL to display the RTL Output dialog box. Click the design file name in the Design Selection field to select the design for which you wish to generate RTL-HDL code.

2. Display the HDL Specifications.
   Click View Spec to display the Specification dialog box where you can view the library, component, design, and synthesis details.

   This step is optional and you can use it to display or print the specifications used for the design.

3. Select the language.
   Select the language you wish to use for generating the RTL-HDL code.

4. Define the output file.
   Enter the file name and path for storing the RTL-HDL code. You can choose to overwrite any existing file with the same name.

5. Generate RTL-HDL code.
   Click Generate to generate RTL-HDL code.

Printing a Specification Report

DSP Synthesis enables you to display or print a specification report for the currently selected design option. This report lists the synthesizable models in the design and how they might be mapped to hardware components of the selected target technology library. Physical information such as area and latency are also displayed for each hardware component used in the design.

To display or print a specification report:
1. Display the specifications.

   Click the design option for which you wish to generate display or print a report and then choose View > Specification/Details to display the View Specification dialog box.

   Display and print the report.

Click Report in the View Specification dialog box to display the Specification Report dialog box and then click Print to print the displayed report.

---

### Displaying a Gantt Chart

Once you have synthesized a design, you can use DSP Synthesis to display or print a Gantt chart of the scheduled instructions. You can display this schedule for either the behavioral or the implementation design. In addition, you can sort the information by the schedule or the resources. You can also cross-probe a selected part in the schedule to its original schematic component.

- Choose View > Gantt Chart to display a gantt chart of the scheduling performed for the design.

While a Gantt chart depicts the schedule for just one cycle, a pipelined design has a periodic throughput. For example, when you view the following Gantt chart for a pipelined design of an FIR filter, it may seem that resources are not adequately utilized.

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>+</td>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>+</td>
<td></td>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Output and Display Overview

However, when you take into consideration the initiation interval (number of clocks between two successive inputs) of the design, you can see that each component gets utilized optimally after the fourth input.

<p>| | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>+</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>+</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>*</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>*</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
</tr>
</tbody>
</table>

Note: Initiation interval = clock rate/throughput. (In a non-pipelined design, latency = throughput.)
Interpreting Results

DSP Synthesis provides design options with varying area and performance characteristics. When a DSP Synthesis design option is sent to a logic synthesis tool, a design that is optimized at the gate level is generated. When interpreting the two results, keep in mind that the design characteristics of the DSP Synthesis design option and the gate-level optimization may differ as a result of one or more of the following reasons.

Design Abstraction

DSP Synthesis operates at a higher design abstraction than a logic synthesis or physical design automation tool such as a floor planner and router. It provides estimates that are relatively comparable. This enables you to choose a promising design option early in the design phase when all of the data and parameters have not yet been determined. Absolute accuracy, on the other hand, is attainable only once the design progresses toward an actual layout where more lower-level features such as component placement can be determined accurately.

Component Parameter Extraction

A logic synthesis tool requires constraints for optimizing components. For example, two constraints are minimize component area and minimize component delay. Between these two extremes lies a large design spectrum that can be generated by a logic synthesis tool. When extracting data to parameterize the library used by DSP Synthesis, the logic synthesis tools were run with a constraint of “medium” effort. If a different effort setting is used when a DSP Synthesis design option is sent to a logic synthesis tool, the result may be a design with different area-performance characteristics than those estimated by DSP Synthesis.

Component Parameter Optimization

When estimating a component’s parameters, a logic synthesis tool is used to optimize the component from which the parameters are extracted. On the other hand, when a complete design is optimized, each component gets placed along with other components to open up different optimization possibilities and consequently produce different results.
Output and Display Overview

Differences in Logic Synthesis tools

Different logic synthesis tools produce different results from the same input specifications. If a logic synthesis tool different from that used for parameterizing the components is used, the results will be different.

Performance Reporting

DSP Synthesis assumes that the clock period you specify is reserved for the combinational delay and provides throughput and latency metrics based upon this assumption. The clock period or delay in a completed design, however, needs to consider other factors such as control logic delay, wiring delay, steering logic delay, register setup and hold delays as well. When you enter the clock cycle in the specification of the design, DSP Synthesis assumes that the clock is reserved for the combinational delay only and estimates the throughput and latency metrics using this assumption. For details on the impact of clock periods on area and performance within DSP Synthesis, refer to “Clock Periods” on page 2-15.

Area Estimation

Typically, the area required to implement a design includes the control area, the data path area, the wiring area, and some area for the empty space in between. That is, any area estimate needs to include estimates for the following.

- Datapath Area
- Control and Wiring Area

Datapath Area

Optimization and synthesis using DSP Synthesis generates an area estimate for the data path of an optimized schematic design. This area estimate is made up of the
As you complete the optimization and synthesis process, the area estimate grows progressively to take into consideration area requirements of the sharable components, non-sharable components, and the steering logic using the following three steps.

1. When you define the design specifications using the Specification dialog box (Design > New Specification), the area estimate displayed is made up of the estimated area of the sharable components used in the design.

2. When you optimize a design using the Synthesis Wizard (Design > Synthesis Wizard), the area estimate displayed is made up of the estimated area of the sharable components and the estimated area of the non-sharable components used in the design.

3. When you synthesize a design (Design > Synthesize), the area estimate displayed is made up of the estimated area of the sharable components, the estimated area of the non-sharable components, and the estimated area for the steering logic.

Keep in mind that data path area requirements for components vary greatly between ASICs and FPGAs. In FPGAs, for example, the area requirements for constants, multiplexors, and registers are relatively large or at least significant. As a result, even with sharable resources, the total area requirements may be larger and the fastest design options may also be the cheapest. In most cases, the opposite is likely to be true for ASICs.
Output and Display Overview

**Control and Wiring Area**

To estimate the control and wiring area requirements for your design, refer to the report generated for a synthesized design ([View > Specification/Details > Report](#)).

This report provides the number of states of the finite state machine and the number of ports between the control and the data paths. Use this information to estimate the control area based upon the control implementation style (PLA, random, etc.).

The specification report also provides the number of wires used in the design. Use this information in conjunction with your knowledge of the technology used, the implementation style (ASIC, FPGA), and a statistically obtained average wire length for the technology and implementation to estimate the required wiring area.
Chapter 4: Comparing Waveforms

The Adaptive Waveform Comparator compares waveforms from two different time or event-indexed simulations and determines their regions and levels of variance. Use the Adaptive Waveform Comparator to identify two wave groups, process the data from each wave group, specify the regions you wish to compare, and define the comparison criteria before generating an output.

To compare two waveforms:

1. Launch the Adaptive Waveform Comparator.
   
   Choose **Tools > Start Adaptive Waveform Comparator** to launch the Adaptive Waveform Comparator from within DSP Synthesis.
   
   On a UNIX workstation, type `awc` in a terminal window to launch Adaptive Waveform Comparator on its own, without launching DSP Synthesis.
   
   On a PC, double-click the shortcut for Adaptive Waveform Comparator to launch it on its own, without launching DSP Synthesis or click **Start > Programs > Advanced Design System 2001 > ADS Tools > ADS Adaptive Wave Comparator**.

2. Select the input data sources.
   
   Identify the files that contain the data from the two simulations. For details, refer to “Specifying Input Data” on page 4-2.

3. Generate the comparison results.
   
   Specify the output type and location for the comparison results. For details, refer to “Generating Comparison Results” on page 4-6.

Customizing Waveform Comparisons

In addition to the three simple steps that compare two waveforms and display the comparison results, you can use the Adaptive Waveform Comparator to process and compare parts of a waveform, as desired.

The following four customization options are available to you while comparing waveforms.

- Adjust the input data sources.
Comparing Waveforms

You can skip samples, and specify a DC offset and gain for each data column. For details, refer to “Processing Input Data” on page 4-3.

• Define the regions to be compared.
  You can compare entire waveforms or specific regions within each wave group. Specific regions can be defined using their column, value, and wave direction. For details, refer to “Defining Comparison Regions” on page 4-4.

• Specify the criteria for comparison.
  You can specify the criteria, the conditions that trigger a comparison, and the data columns to be compared. For details, refer to “Defining Comparison Criteria” on page 4-5.

• Enable automatic cross correlation.
  Automatic cross correlation determines the phase offset that provides the best match, with a maximum adjustment of +/- 25%. By default, this option is always selected.

Specifying Input Data

Specify the input data to begin comparing two waveforms. This process involves four simple tasks. The input simulation data you use can be in either a dataset file or any other ASCII data file.

To specify the input data:

1. Identify the input type.
   Use the Wave Group drop-down lists to identify whether the input type for each wave group is a filename or a dataset.

2. Specify the file or dataset path.
   Use the File/dataset path fields to enter the name and path for each wave group. A dataset file uses the .ds extension. Click Browse to browse through the directory structure and locate the desired file.

3. Define the data to be read.
   Choose the Application Extension Language (AEL) function you wish to use for reading the data. This specification is only needed when you identify a filename as the input source.
For information on the AEL function to use, refer to “Input AEL Functions” on page 4-7.

4. Load the inputs.

Click Load to load the wave groups you wish to use as the input data for comparison.

Once you have specified the input data, you can continue on to either “Customizing Waveform Comparisons” on page 4-1, which is optional, or “Generating Comparison Results” on page 4-6.

Processing Input Data

Process the input data as an optional step in comparing two waveforms. This task can be begun once you have finished “Specifying Input Data” on page 4-2.

Processing the input data is optional and need not be done if the defaults (Samples to Skip=0, DC Offset=0, Gain=1) are appropriate for your analysis. Use one or more of the following steps, as appropriate, to process the input data.

To process the input data:

1. Identify the wave group.
   Select the wave group for which you wish to specify the processing options.

2. Specify the number of samples to be skipped.
   Enter the Samples to Skip value for the wave group you have identified. The amount you enter here is applied to all the columns of the wave group. By default, no samples are skipped.

3. Identify the column.
   Select each column for which you wish to specify a DC offset and/or Gain.

4. Specify the DC offset.
   Enter the DC offset value for the each column you have identified. The amount you enter here is added to each value quantity for the wave generated by the selected column. By default, no DC offset is specified.
Comparing Waveforms

5. Specify the gain.

Enter the gain value for each column you have identified. The amount you enter here is a multiplier applied to each value quantity for the wave generated by the selected column. By default, the gain value is set to 1 to specify no gain.

Note: Any value you specify for the DC Offset is applied before the Gain.

Once you have specified the processing options for the input data, you can continue on to “Generating Comparison Results” on page 4-6 or you can complete the next optional task in “Customizing Waveform Comparisons” on page 4-1, which involves “Defining Comparison Regions” on page 4-4.

Defining Comparison Regions

Define the comparison regions as an optional step in comparing two waveforms. This task can be begun once you have finished “Specifying Input Data” on page 4-2 and, if desired, “Processing Input Data” on page 4-3.

To define the comparison regions:

1. Compare the entire waveforms or identify the first wave group.

   Click Compare Entire Waveform if you wish to compare the entire waveforms from two different simulators, for instance.

   To compare specific regions of the wave groups instead, select the wave group for which you wish to specify the comparison regions. By default, the same compare regions are used for both regions. Click the option to deselect it if you wish to specify different compare regions for each wave group.

2. Choose the start and end criteria.

   Use the drop-down list to choose the AEL trigger function for the selected wave group. The trigger defines the criteria to be used for when to begin and end the comparison. Choosing a trigger is not necessary if you choose to compare the entire waveform.

   For details on the available AEL trigger functions, refer to “AEL Trigger Functions” on page 4-8. For details on the options available for creating your own trigger function, refer to “Comparison AEL Functions” on page 4-9.
3. Specify the start and end criteria.
   Use the drop-down lists to choose the start and end triggers for the comparison region. You can choose to specify either an exact value as the trigger to mark the start of the comparison region or you can choose to specify a value within an absolute range.

4. Specify the start location.
   Use the drop-down list to choose the column to be used for triggering the start.

5. Enter the delay and range values.
   Enter the trigger delay time and the lower and upper range values, as appropriate.

6. Specify the wave direction.
   Use the drop-down list to choose the required direction of the wave as it enters the specified value range. The options available include Rising Edge, Falling Edge, and Both Edges.

   For example, you may wish to define a start region as the point at which the values rise to enter the specified start range or exact value, while the end region may be the point at which the values fall to enter the specified end range or exact value.

Once you have defined the comparison regions, you can continue on to “Generating Comparison Results” on page 4-6 or you can complete the next optional task in “Customizing Waveform Comparisons” on page 4-1, which involves “Defining Comparison Criteria” on page 4-5.

**Defining Comparison Criteria**

Define the comparison criteria as an optional step in comparing two waveforms. This task can be begun once you have finished “Specifying Input Data” on page 4-2, and, if desired, “Processing Input Data” on page 4-3, and “Defining Comparison Regions” on page 4-4.

To define the comparison criteria:

1. Choose the comparison type.
   Use the drop-down list to choose the type of comparison you wish to make. The default comparison is for an exact match. However, you can choose to compare
Comparing Waveforms

Comparing Waveforms

based upon either an absolute range or an offset range. If you choose to specify
an offset range, you have the option of using either a range value or a
percentage deviation.

In addition, you can create your own Application Extension Language (AEL)
functions for comparison. For details on the available AEL functions that can be
used to create more complex comparisons, refer to Comparison AEL Functions.

2. Choose the wave groups columns to be compared.

Use the drop-down list to choose the columns you wish to compare from each
wave group.

3. Specify the offsets, as needed.

Enter the low and high offset values. This specification is only needed when you
are not looking for an exact match.

Once you have specified the comparison criteria for the input data, continue on to
“Generating Comparison Results” on page 4-6.

Generating Comparison Results

Generate the comparison results as the final step in comparing two waveforms. This
task can be accomplished once you have finished “Specifying Input Data” on page 4-2,
and, if desired, “Processing Input Data” on page 4-3, “Defining Comparison Regions”
on page 4-4, and “Defining Comparison Criteria” on page 4-5.

To generate the comparison results:

1. Choose the output type.

Use the drop-down list to choose the type of output file you wish to generate for
the comparison results. The default output type is a Dataset. However, you can
choose to generate a text file by using the Filename output type.

If you choose to specify a filename, the results will be stored in a standard
tab-delimited text format. In addition, you will be able to click Browse to browse
through the directory structure and specify the name and location of the output
file. The browse feature is available when filename is selected as the output
type.
2. Specify the filename and path.

Enter the filename and path to be used for storing the comparison results that are generated.

3. Display the results graphically.

Select Display Comparison Graphically to display a graphic representation of the comparison. This option is available for datasets only.

The comparison is displayed using color bands to indicate levels of similarity:

- **Green** bands indicate strong similarity, which means that the waveforms match.
- **Yellow** bands indicate weak similarity, which means that the waveforms may match with the use of some comparison customization options.
- **Red** bands indicate no similarity, which means that the waveforms do not match.
- **Black** bands indicate regions that were not compared or the comparison was not active.

If you don’t display the results graphically, the Output Status box is used instead to display comparison progress and results.

**Input AEL Functions**

Application Extension Language (AEL) functions are used for loading input data. You can use the source code provided as a template for your own input functions. To view the source code for these functions, open the awc.ael file installed in the ael subdirectory (`../dsynthesis/ael/awc.ael`).

**awc_read_generic**

Use this function to read in data from a non-Agilent dataset or file. You can also display the source code for this function and use it as a template to build your own complex, custom input function.

This function is a generic text reader that determines the number of columns of data and the actual data format used in each column.
Comparing Waveforms

This function returns an error if it finds inconsistencies in the number of columns or data format changes within a column. This function returns TRUE if the operation is completed successfully and FALSE otherwise.

awc_read_example

Use this function to read in data from a file or dataset. You can also display the source code for this small function and use it as a template to build your own simple, custom input function.

This function reads in data line by line from a file or dataset and puts the data in each column into the provided data area or database. This function returns TRUE if the operation is completed successfully and FALSE otherwise.

awc_read_hpdataset

This function reads in data from an Agilent dataset. It is an internal function used by the Adaptive Waveform Comparator, it is not written using AEL, and thus, no source code is provided.

AEL Trigger Functions

Application Extension Language (AEL) Trigger functions are used for specifying the criteria that trigger a comparison. When passed a handle to a wavegroup, a trigger function returns a list of the start and end pairs for each region that meets the criteria to be valid for performing the comparisons.

awc_example_trigger

Use this function to build your own simple, custom trigger function.

awc_internal_trigger

Use this function to trigger the comparison based upon the criteria you specify for the compare regions.

This function uses the region, delay, lower and upper values, and waveform direction information that you specify to examine each region of both wave groups. For each region that meets the criteria, this function triggers a comparison.
Comparison AEL Functions

Application Extension Language (AEL) Comparison functions are used for loading input data, specifying the comparison trigger, and defining the comparison type. Each function can be used on its own or as part of a valid expression. To view the source code for the included example functions, open the awc.ael file installed in the ael subdirectory (../dsynthesis/ael/awc.ael).

**awc_get**

Returns the value from the data area at the given offset of the column. Returns a null value if out of range.

**Arguments:**

- DataArea handle is the area containing the data.
- int column is the integer value used to specify the column number, starting at 1.
- long offset is the value of the offset location of the data within the column. The offset ranges from 0 to N-1 where N is the number of data points.

**awc_put**

Puts a value into the data area handle at the given offset of the column.

**Arguments:**

- DataArea handle is the area containing the data.
- int column is the integer value used to specify the column number, starting at 1.
- long offset is the value of the offset location of the data within the column. The offset ranges from 0 to N-1 where N is the number of data points.
- Value value is the value that is to be put in the specified area.

**awc_settype**

Registers the type of data that is being read by stype for storage and dtype for display.

**Arguments:**

- DataArea handle is the area containing the data.
Comparing Waveforms

- int column is the integer value used to specify the column number, starting at 1.
- stype is the type of data for storage (binary, octal, decimal, hexadecimal, 32-bit float, 64-bit float).
- dtype is the type of data for display (binary, octal, decimal, hexadecimal, 32-bit float, 64-bit float).
- int val1 is the value of the integer width for a fixed-point value. In the case of a floating-point value, val1 is 32 or 64.
- int val2 is the value of the fraction width for a fixed-point value. For binary, octal, decimal, and hexadecimal values int val2=0. It is positive for two's complement values.

**awc_gettype**

Returns a list containing dtype, val1, and val2.

**Arguments:**
- DataArea handle is the area containing the data.
- int column is the integer value used to specify the column number, starting at 1.

**awc_bconvert**

Converts the string into its binary value counterpart, which is returned.

**Arguments:**
- char string is the character string to be converted.
- int column is the integer value used to specify the column number, starting at 1.
- enum btype is the type of data: binary, octal, decimal, or hex.

**awc_find**

Returns the offset where the value meets the specified criteria. Returns -1 if out of range.

**Arguments:**
- DataArea handle is the area containing the data.
• Value value is the value used by the criteria.
• int column is the integer value used to specify the column number, starting at 1.
• int ftype is the criteria to be met. This is expressed by a combination of one or more of the following: AWC_LT (less than), AWC_GT (greater than), AWC_EQ (equal to), AWC_UB (upper bound), and AWC_LB (lower bound). Upper and lower bounds are absolute by default, relative (AWC_REL), or a percent (AWC_PERCENT).
• Value val1 is the first value.
• Value val2 is the second value.
Comparing Waveforms
Chapter 5: Mapping Components to HDL

Each component in a design is typically a composite of several possible variants, as defined by the parameters you specify. An adder, for example, may be a composite of several adders, which enables it to handle various overflow and quantization modes and arithmetic types. However, such complex devices are not cost-efficient during hardware implementation. Generating HDL (VHDL or Verilog) therefore involves mapping each component used in a design to its HDL counterpart that has only those modes (such as wrap-around overflow and truncation) that are needed.

For example, take the case of an AddSyn component used in two different contexts, Component Mapping, Case 1 and Component Mapping, Case 2.

Component Mapping, Case 1

An AddSyn component can model an adder that has two 10-bit inputs (precision 2.8) and results in an 8-bit output (precision 1.7) with wrap-around overflow, truncation quantization, and twos-complement arithmetic. Assume that the Sub input port of the adder is unconnected. This adder would be mapped to the hp_ADD_WRAPTRUNC_S HDL component that yields a signed adder with wrap overflow and truncation quantization.

<table>
<thead>
<tr>
<th>AddSyn</th>
<th>hp_ADD_WRAPTRUNC_S</th>
</tr>
</thead>
<tbody>
<tr>
<td>OvflowType=WRAPPED</td>
<td>Input Pins: A, B</td>
</tr>
<tr>
<td>RoundFix=TRUNCATE</td>
<td>Output Pins: Result</td>
</tr>
<tr>
<td>ArithType=TWOS_COMPLEMENT</td>
<td>WidthI: input bit width=10</td>
</tr>
<tr>
<td>AddSub=ADD</td>
<td>WidthO: output bit width=8</td>
</tr>
<tr>
<td>OutputPrecision=1.7</td>
<td>Ntr: no. of bits truncated=1</td>
</tr>
</tbody>
</table>

Component Mapping, Case 2

The same AddSyn component can also be used for modeling a subtractor that has two 10-bit inputs (precision 2.8) and results in an 8-bit output (precision 1.7) with saturation overflow, rounding quantization, and unsigned arithmetic. Assume that the Sub input port of the adder is unconnected. This adder would then be mapped to...
Mapping Components to HDL

the hp_SUB_SATRND HDL component, an unsigned subtractor with saturation overflow and rounding quantization.

<table>
<thead>
<tr>
<th>AddSyn</th>
<th>hp_SUB_SATRND</th>
</tr>
</thead>
<tbody>
<tr>
<td>OvflowType=SATURATE</td>
<td>Input Pins: A, B</td>
</tr>
<tr>
<td>RoundFix=ROUND</td>
<td>Output Pins: Result</td>
</tr>
<tr>
<td>ArithType=UNSIGNED</td>
<td>WidthI: input bit width=10</td>
</tr>
<tr>
<td>AddSub=SUB</td>
<td>WidthO: output bit width=8</td>
</tr>
<tr>
<td>OutputPrecision=1.7</td>
<td>Nrnd: no. of bits rounded=1</td>
</tr>
</tbody>
</table>

As you can see from the preceding example, a component within a schematic can be mapped to any one of many HDL components, depending upon the parameters specified.

This section lists the Agilent Ptolemy DSP synthesizable components with their possible mappings to corresponding HDL components. The HDL components are organized into six categories: Arithmetic, Bit Manipulation, Control Logic, General Logic, Sequential Logic, Digital Communications, and Miscellaneous.
Arithmetic Operators

The following arithmetic operators from the Agilent Ptolemy DSP synthesizable components map to HDL components. Click an operator to display details of the possible HDL components to which it can be mapped.

“AbsSyn” on page 5-4 Returns an output with the absolute value of the data input.

“AddSyn (Sub Pin Unconnected; AddSub=Add)” on page 5-8 Sub pin unconnected; AddSub=Add

“AddSyn (Sub Pin Unconnected; AddSun=Sub)” on page 5-12 Sub pin unconnected; AddSub=Sub

“AddSyn (Sub Pin Connected)” on page 5-16 Sub pin connected. A zero add/sub value indicates add; a non-zero add/sub value indicates subtract

“CompSyn” on page 5-20 Compares the values of the two inputs and tests for the condition specified by Mode. True=high, else=low.

“Comp6Syn” on page 5-21 Compares the values of the two inputs and tests for six conditions. True=1, else=0.

“ConstSyn” on page 5-22 Converts Real value to the precision and type specified.

“GainSyn” on page 5-23 Returns result of input multiplied by gain.

“MultSyn” on page 5-24 Multiplies two data inputs.
AbsSyn

This Absolute component maps to one of the following 28 HDL components.

- **hp_ABS**
  - Unsigned absolute value;
  - Output bit width = input bit width
  - Input Pins: Data
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width

- **hp_ABS_S**
  - Signed absolute value;
  - Output bit width = input bit width
  - Input Pins: Data
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width

- **hp_ABS_PAD**
  - Unsigned absolute value with zero padding
  - Input Pins: Data
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width
    - Npad: number of bits zero-padded

- **hp_ABS_PAD_S**
  - Signed absolute value with zero padding
  - Input Pins: Data
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width
    - Npad: number of bits zero-padded

- **hp_ABS_RND**
  - Unsigned absolute value with rounding quantization
  - Input Pins: Data
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width
    - Nrnd: number of bits rounded

- **hp_ABS_RND_S**
  - Signed absolute value with rounding quantization
  - Input Pins: Data
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width
    - Nrnd: number of bits rounded

- **hp_ABS_SAT**
  - Unsigned absolute value with saturation overflow
  - Input Pins: Data
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width

- **hp_ABS_SAT_S**
  - Signed absolute value with saturation overflow
  - Input Pins: Data
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width
<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
<th>Input Pins:</th>
<th>Output Pins:</th>
<th>HDL Parameters:</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>hp_ABS_SATPAD</strong></td>
<td>Unsigned absolute value with saturation overflow and zero padding</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Npad: number of bits zero-padded</td>
</tr>
<tr>
<td><strong>hp_ABS_SATPAD_S</strong></td>
<td>Signed absolute value with saturation overflow and zero padding</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Npad: number of bits zero-padded</td>
</tr>
<tr>
<td><strong>hp_ABS_SATRND</strong></td>
<td>Unsigned absolute value with saturation overflow and rounding quantization</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Nrnd: number of bits rounded</td>
</tr>
<tr>
<td><strong>hp_ABS_SATRND_S</strong></td>
<td>Signed absolute value with saturation overflow and rounding quantization</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Nrnd: number of bits rounded</td>
</tr>
<tr>
<td><strong>hp_ABS_SATTRUNC</strong></td>
<td>Unsigned absolute value with saturation overflow and truncation quantization</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Ntr: number of bits truncated</td>
</tr>
<tr>
<td><strong>hp_ABS_SATTRUNC_S</strong></td>
<td>Signed absolute value with saturation overflow and truncation quantization</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Ntr: number of bits truncated</td>
</tr>
<tr>
<td><strong>hp_ABS_SIGNX</strong></td>
<td>Unsigned absolute value with sign extension</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width</td>
</tr>
<tr>
<td><strong>hp_ABS_SIGNX_S</strong></td>
<td>Signed absolute value with sign extension</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width</td>
</tr>
</tbody>
</table>
Mapping Components to HDL

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>Input Pins</th>
<th>Output Pins</th>
<th>HDL Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>hp_ABS_SIGNXPAD</td>
<td>Unsigned absolute value with sign extension and zero padding</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Npad: number of bits zero-padded</td>
</tr>
<tr>
<td>hp_ABS_SIGNXPAD_S</td>
<td>Signed absolute value with sign extension and zero padding</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Npad: number of bits zero-padded</td>
</tr>
<tr>
<td>hp_ABS_SIGNXRNDRD</td>
<td>Unsigned absolute value with sign extension and rounding quantization</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Nrnd: number of bits rounded</td>
</tr>
<tr>
<td>hp_ABS_SIGNXRNDRD_S</td>
<td>Signed absolute value with sign extension and rounding quantization</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Nrnd: number of bits rounded</td>
</tr>
<tr>
<td>hp_ABS_SIGNXTRUNC</td>
<td>Unsigned absolute value with sign extension and truncation quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Ntr: number of bits truncated</td>
</tr>
<tr>
<td>hp_ABS_SIGNXTRUNC_S</td>
<td>Signed absolute value with sign extension and truncation quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Ntr: number of bits truncated</td>
</tr>
<tr>
<td>hp_ABS_WRAPPAD</td>
<td>Unsigned absolute value with wrap overflow and zero padding</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Npad: number of bits zero-padded</td>
</tr>
<tr>
<td>hp_ABS_WRAPPAD_S</td>
<td>Signed absolute value with wrap overflow and zero padding</td>
<td>Data</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Npad: number of bits zero-padded</td>
</tr>
<tr>
<td>Function</td>
<td>Description</td>
<td>Input Pins: Data</td>
<td>Output Pins: Result</td>
<td>HDL Parameters:</td>
</tr>
<tr>
<td>------------------------</td>
<td>-----------------------------------------------------------------------------</td>
<td>------------------</td>
<td>---------------------</td>
<td>-----------------</td>
</tr>
<tr>
<td><strong>hp_ABS_WRAPRND</strong></td>
<td>Unsigned absolute value with wrap overflow and rounding quantization</td>
<td></td>
<td></td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Nrnd: number of bits rounded</td>
</tr>
<tr>
<td><strong>hp_ABS_WRAPRND_S</strong></td>
<td>Signed absolute value with wrap overflow and rounding quantization</td>
<td></td>
<td></td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Nrnd: number of bits rounded</td>
</tr>
<tr>
<td><strong>hp_ABS_WRAPTRUNC</strong></td>
<td>Unsigned absolute value with wrap overflow and truncation quantization</td>
<td></td>
<td></td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Ntr: number of bits truncated</td>
</tr>
<tr>
<td><strong>hp_ABS_WRAPTRUNC_S</strong></td>
<td>Signed absolute value with wrap overflow and truncation quantization</td>
<td></td>
<td></td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Ntr: number of bits truncated</td>
</tr>
</tbody>
</table>
### AddSyn (Sub Pin Unconnected; AddSub=Add)

This Adder maps to one of the following 30 HDL components.

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>HDL Parameters</th>
<th>Input Pins</th>
<th>Output Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>hp_ADD</td>
<td>Unsigned adder</td>
<td>WidthO = WidthI + 1</td>
<td>A, B</td>
<td>Result</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HDL Parameters:</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthI: input bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hp_ADD_S</td>
<td>Signed adder</td>
<td>WidthO = WidthI + 1</td>
<td>A, B</td>
<td>Result</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HDL Parameters:</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthI: input bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hp_ADD_PAD</td>
<td>Unsigned adder with zero padding</td>
<td>WidthO = WidthI + Npad</td>
<td>A, B</td>
<td>Result</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HDL Parameters:</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthI: input bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Npad: number of bits zero-padded</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hp_ADD_PAD_S</td>
<td>Signed adder with zero padding</td>
<td>WidthO = WidthI + Npad</td>
<td>A, B</td>
<td>Result</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HDL Parameters:</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthI: input bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Npad: number of bits zero-padded</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hp_ADD_RND</td>
<td>Unsigned adder with rounding quantization</td>
<td>WidthO = WidthI - Nrnd</td>
<td>A, B</td>
<td>Result</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HDL Parameters:</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthI: input bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Nrnd: number of bits rounded</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hp_ADD_RND_S</td>
<td>Signed adder with rounding quantization</td>
<td>WidthO = WidthI - Nrnd</td>
<td>A, B</td>
<td>Result</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HDL Parameters:</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthI: input bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Nrnd: number of bits rounded</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hp_ADD_SAT</td>
<td>Unsigned adder with saturation overflow</td>
<td>WidthO &lt; WidthI</td>
<td>A, B</td>
<td>Result</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HDL Parameters:</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthI: input bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hp_ADD_SAT_S</td>
<td>Signed adder with saturation overflow</td>
<td>WidthO &lt; WidthI</td>
<td>A, B</td>
<td>Result</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HDL Parameters:</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthI: input bit width</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
hp_ADD_SATPAD
Unsigned adder with saturation overflow and zero padding
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Npad: number of bits zero-padded

hp_ADD_SATPAD_S
Signed adder with saturation overflow and zero padding
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Npad: number of bits zero-padded

hp_ADD_SATRND
Unsigned adder with saturation overflow and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Nrnd: number of bits rounded

hp_ADD_SATRND_S
Signed adder with saturation overflow and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Nrnd: number of bits rounded

hp_ADD_SATTRUNC
Unsigned adder with saturation overflow and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated

hp_ADD_SATTRUNC_S
Signed adder with saturation overflow and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated

hp_ADD_SIGNX
Unsigned adder with sign extension
WidthO > WidthI
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width

hp_ADD_SIGNX_S
Signed adder with sign extension
WidthO > WidthI
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
### Mapping Components to HDL

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>Input Pins</th>
<th>Output Pins</th>
<th>HDL Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>hp_ADD_SIGNXPAD</td>
<td>Unsigned adder with sign extension and zero padding</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td>hp_ADD_SIGNXPAD_S</td>
<td>Signed adder with sign extension and zero padding</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td>hp_ADD_SIGNXRNND</td>
<td>Unsigned adder with sign extension and rounding quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td>hp_ADD_SIGNXRNND_S</td>
<td>Signed adder with sign extension and rounding quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td>hp_ADD_SIGNXTRUNC</td>
<td>Unsigned adder with sign extension and truncation quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td>hp_ADD_SIGNXTRUNC_S</td>
<td>Signed adder with sign extension and truncation quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td>hp_ADD_WRAPPAD</td>
<td>Unsigned adder with wrap overflow and zero padding</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td>hp_ADD_WRAPPAD_S</td>
<td>Signed adder with wrap overflow and zero padding</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
</tbody>
</table>
**hp_ADD_WRAPRND**
Unsigned adder with wrap overflow and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Nrnd: number of bits rounded

**hp_ADD_WRAPRND_S**
Signed adder with wrap overflow and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Nrnd: number of bits rounded

**hp_ADD_WRAPTRUNC**
Unsigned adder with wrap overflow and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated

**hp_ADD_WRAPTRUNC_S**
Signed adder with wrap overflow and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated

**hp_ADDEQ_SATTRUNC**
Unsigned adder, input # integer bits == output # integer bits, input frac == output # fractional bits
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated

**hp_ADDEQ_SATTRUNC_S**
Signed adder, input # integer bits == output # integer bits, input frac == output # fractional bits
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated
AddSyn (Sub Pin Unconnected; AddSun=Sub)

This Adder maps to one of the following 30 HDL components.

- **hp_SUB**
  - Unsigned subtract
  - $\text{WidthO} = \text{WidthI} + 1$
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - $\text{WidthI}$: input bit width
    - $\text{WidthO}$: output bit width

- **hp_SUB_S**
  - Signed subtract
  - $\text{WidthO} = \text{WidthI} + 1$
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - $\text{WidthI}$: input bit width
    - $\text{WidthO}$: output bit width

- **hp_SUB_PAD**
  - Unsigned subtract with zero padding
  - $\text{WidthO} = \text{WidthI} + Npad$
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - $\text{WidthI}$: input bit width
    - $\text{WidthO}$: output bit width
    - $\text{Npad}$: number of bits zero-padded

- **hp_SUB_PAD_S**
  - Signed subtract with zero padding
  - $\text{WidthO} = \text{WidthI} + Npad$
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - $\text{WidthI}$: input bit width
    - $\text{WidthO}$: output bit width
    - $\text{Npad}$: number of bits zero-padded

- **hp_SUB_RND**
  - Unsigned subtract with rounding quantization
  - $\text{WidthO} = \text{WidthI} - Nrnd$
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - $\text{WidthI}$: input bit width
    - $\text{WidthO}$: output bit width
    - $\text{Nrnd}$: number of bits rounded

- **hp_SUB_RND_S**
  - Signed subtract with rounding quantization
  - $\text{WidthO} = \text{WidthI} - Nrnd$
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - $\text{WidthI}$: input bit width
    - $\text{WidthO}$: output bit width
    - $\text{Nrnd}$: number of bits rounded

- **hp_SUB_SAT**
  - Unsigned subtract with saturation overflow
  - $\text{WidthO} < \text{WidthI}$
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - $\text{WidthI}$: input bit width
    - $\text{WidthO}$: output bit width

- **hp_SUB_SAT_S**
  - Signed subtract with saturation overflow
  - $\text{WidthO} < \text{WidthI}$
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - $\text{WidthI}$: input bit width
    - $\text{WidthO}$: output bit width
**hp_SUB_SATPAD**
Unsigned subtract with saturation overflow and zero padding
Input Pins: A, B
Output Pins: Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Npad: number of bits zero-padded

**hp_SUB_SATPAD_S**
Signed subtract with saturation overflow and zero padding
Input Pins: A, B
Output Pins: Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Npad: number of bits zero-padded

**hp_SUB_SATRND**
Unsigned subtract with saturation overflow and rounding quantization
Input Pins: A, B
Output Pins: Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Nrnd: number of bits rounded

**hp_SUB_SATRND_S**
Signed subtract with saturation overflow and rounding quantization
Input Pins: A, B
Output Pins: Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Nrnd: number of bits rounded

**hp_SUB_SATTRUNC**
Unsigned subtract with saturation overflow and truncation quantization
Input Pins: A, B
Output Pins: Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Ntr: number of bits truncated

**hp_SUB_SATTRUNC_S**
Signed subtract with saturation overflow and truncation quantization
Input Pins: A, B
Output Pins: Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Ntr: number of bits truncated

**hp_SUB_SIGNX**
Unsigned subtract with sign extension
WidthO > WidthI
Input Pins: A, B
Output Pins: Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width

**hp_SUB_SIGNX_S**
Signed subtract with sign extension
WidthO > WidthI
Input Pins: A, B
Output Pins: Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
Mapping Components to HDL

**hp_SUB_SIGNXPAD**
Unsigned subtract with sign extension and zero padding
Input Pins: A, B
Output Pins: Result
HDL Parameters:
- WidthI: input bit width
- WidthO: output bit width
- Npad: number of bits zero-padded

**hp_SUB_SIGNXPAD_S**
Signed subtract with sign extension and zero padding
Input Pins: A, B
Output Pins: Result
HDL Parameters:
- WidthI: input bit width
- WidthO: output bit width
- Npad: number of bits zero-padded

**hp_SUB_SIGNXRND**
Unsigned subtract with sign extension and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
- WidthI: input bit width
- WidthO: output bit width
- Nrnd: number of bits rounded

**hp_SUB_SIGNXRND_S**
Signed subtract with sign extension and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
- WidthI: input bit width
- WidthO: output bit width
- Nrnd: number of bits rounded

**hp_SUB_SIGNXTRUNC**
Unsigned subtract with sign extension and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
- WidthI: input bit width
- WidthO: output bit width
- Ntr: number of bits truncated

**hp_SUB_SIGNXTRUNC_S**
Signed subtract with sign extension and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
- WidthI: input bit width
- WidthO: output bit width
- Ntr: number of bits truncated

**hp_SUB_WRAPPAD**
Unsigned subtract with wrap overflow and zero padding
Input Pins: A, B
Output Pins: Result
HDL Parameters:
- WidthI: input bit width
- WidthO: output bit width
- Npad: number of bits zero-padded

**hp_SUB_WRAPPAD_S**
Signed subtract with wrap overflow and zero padding
Input Pins: A, B
Output Pins: Result
HDL Parameters:
- WidthI: input bit width
- WidthO: output bit width
- Npad: number of bits zero-padded
<table>
<thead>
<tr>
<th>Operator Name</th>
<th>Description</th>
<th>Input Pins</th>
<th>Output Pins</th>
<th>HDL Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>hp_SUB_WRAPRND</td>
<td>Unsigned subtract with wrap overflow and rounding quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Nrnd: number of bits rounded</td>
</tr>
<tr>
<td>hp_SUB_WRAPRND_S</td>
<td>Signed subtract with wrap overflow and rounding quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Nrnd: number of bits rounded</td>
</tr>
<tr>
<td>hp_SUB_WRAPTRUNC</td>
<td>Unsigned subtract with wrap overflow and truncation quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Ntr: number of bits truncated</td>
</tr>
<tr>
<td>hp_SUB_WRAPTRUNC_S</td>
<td>Signed subtract with wrap overflow and truncation quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Ntr: number of bits truncated</td>
</tr>
<tr>
<td>hp_SUBEQ_SATTRUNC</td>
<td>Unsigned subtract</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Ntr: number of bits truncated</td>
</tr>
<tr>
<td>hp_SUBEQ_SATTRUNC_S</td>
<td>Signed subtract</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WidthO: output bit width</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Ntr: number of bits truncated</td>
</tr>
</tbody>
</table>
AddSyn (Sub Pin Connected)
This Adder maps to one of the following 30 HDL components.

- **hp_ADD_SUB**
  - Unsigned add/subtract
  - Input Pins: A, B
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width
  - WidthO = WidthI + 1

- **hp_ADD_SUB_S**
  - Signed add/subtract
  - Input Pins: A, B
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width
  - WidthO = WidthI + 1

- **hp_ADD_SUB_PAD**
  - Unsigned add/subtract with zero padding
  - Input Pins: A, B
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width
    - Npad: number of bits zero-padded
  - WidthO = WidthI + Npad

- **hp_ADD_SUB_PAD_S**
  - Signed add/subtract with zero padding
  - Input Pins: A, B
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width
    - Npad: number of bits zero-padded
  - WidthO = WidthI + Npad

- **hp_ADD_SUB_RND**
  - Unsigned add/subtract with rounding quantization
  - Input Pins: A, B
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width
    - Nrnd: number of bits rounded

- **hp_ADD_SUB_RND_S**
  - Signed add/subtract with rounding quantization
  - Input Pins: A, B
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width
    - Nrnd: number of bits rounded

- **hp_ADD_SUB_SAT**
  - Unsigned add/subtract with saturation overflow
  - Input Pins: A, B
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width

- **hp_ADD_SUB_SAT_S**
  - Signed add/subtract with saturation overflow
  - Input Pins: A, B
  - Output Pins: Result
  - HDL Parameters:
    - WidthI: input bit width
    - WidthO: output bit width
hp_ADD_SUB_SATPAD
Unsigned add/subtract with saturation overflow and zero padding
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Npad: number of bits zero-padded

hp_ADD_SUB_SATPAD_S
Signed add/subtract with saturation overflow and zero padding
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Npad: number of bits zero-padded

hp_ADD_SUB_SATRND
Unsigned add/subtract with saturation overflow and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Nrnd: number of bits rounded

hp_ADD_SUB_SATRND_S
Signed add/subtract with saturation overflow and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Nrnd: number of bits rounded

hp_ADD_SUB_SATTRUNC
Unsigned add/subtract with saturation overflow and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated

hp_ADD_SUB_SATTRUNC_S
Signed add/subtract with saturation overflow and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated

hp_ADD_SUB_SIGNX
Unsigned add/subtract with sign extension
WidthO > WidthI
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width

hp_ADD_SUB_SIGNX_S
Signed add/subtract with sign extension
WidthO > WidthI
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
5-18 Arithmetic Operators

Mapping Components to HDL

<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
<th>Input Pins</th>
<th>Output Pins</th>
<th>HDL Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>hp_ADD_SUB_SIGNXPAD</strong></td>
<td>Unsigned add/subtract with sign extension and zero padding</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Npad: number of bits zero-padded</td>
</tr>
<tr>
<td><strong>hp_ADD_SUB_SIGNXPAD_S</strong></td>
<td>Signed add/subtract with sign extension and zero padding</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Npad: number of bits zero-padded</td>
</tr>
<tr>
<td><strong>hp_ADD_SUB_SIGNXRND</strong></td>
<td>Unsigned add/subtract with sign extension and rounding quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Nrnd: number of bits rounded</td>
</tr>
<tr>
<td><strong>hp_ADD_SUB_SIGNXRND_S</strong></td>
<td>Signed add/subtract with sign extension and rounding quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Nrnd: number of bits rounded</td>
</tr>
<tr>
<td><strong>hp_ADD_SUB_SIGNXTRUNC</strong></td>
<td>Unsigned add/subtract with sign extension and truncation quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Ntr: number of bits truncated</td>
</tr>
<tr>
<td><strong>hp_ADD_SUB_SIGNXTRUNC_S</strong></td>
<td>Signed add/subtract with sign extension and truncation quantization</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Ntr: number of bits truncated</td>
</tr>
<tr>
<td><strong>hp_ADD_SUB_WRAPPAD</strong></td>
<td>Unsigned add/subtract with wrap overflow and zero padding</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Npad: number of bits zero-padded</td>
</tr>
<tr>
<td><strong>hp_ADD_SUB_WRAPPAD_S</strong></td>
<td>Signed add/subtract with wrap overflow and zero padding</td>
<td>A, B</td>
<td>Result</td>
<td>WidthI: input bit width, WidthO: output bit width, Npad: number of bits zero-padded</td>
</tr>
</tbody>
</table>
hp_ADD_SUB_WRAPRND
Unsigned add/subtract with wrap overflow and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Nrnd: number of bits rounded

hp_ADD_SUB_WRAPRND_S
Signed add/subtract with wrap overflow and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Nrnd: number of bits rounded

hp_ADD_SUB_WRAPTRUNC
Unsigned add/subtract with wrap overflow and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated

hp_ADD_SUB_WRAPTRUNC_S
Signed add/subtract with wrap overflow and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated

hp_ADD_SUB_EQ_SATTRUNC
Unsigned add/subtract
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated

hp_ADD_SUB_EQ_SATTRUNC_S
Signed add/subtract
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated
CompSyn

This Compare component maps to one of the following six HDL components.

- **hp_COMP2_EQ**
  - Unsigned compare two inputs for equal
  - Input Pins: A, B
  - Output Pins: Result, ResultB
  - HDL Parameters:
    - Width: input bit width

- **hp_COMP2_EQ_S**
  - Signed compare two inputs for equal
  - Input Pins: A, B
  - Output Pins: Result, ResultB
  - HDL Parameters:
    - Width: input bit width

- **hp_COMP2_GE**
  - Unsigned compare two inputs for greater equal
  - Input Pins: A, B
  - Output Pins: Result, ResultB
  - HDL Parameters:
    - Width: input bit width

- **hp_COMP2_LE**
  - Unsigned compare two inputs for less equal
  - Input Pins: A, B
  - Output Pins: Result, ResultB
  - HDL Parameters:
    - Width: input bit width

- **hp_COMP2_LE_S**
  - Signed compare two inputs for less equal
  - Input Pins: A, B
  - Output Pins: Result, ResultB
  - HDL Parameters:
    - Width: input bit width
**Comp6Syn**

This Comp6 component maps to either a signed or unsigned HDL component.

<table>
<thead>
<tr>
<th>hp_COMP6</th>
<th>hp_COMP6_S</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unsigned compare two inputs and return the six possible results</td>
<td>Signed compare two inputs and return the six possible results</td>
</tr>
<tr>
<td>Input Pins: A, B</td>
<td>Input Pins: A, B</td>
</tr>
<tr>
<td>Output Pins: GT, GE, LT, LE, EQ, NE</td>
<td>Output Pins: GT, GE, LT, LE, EQ, NE</td>
</tr>
<tr>
<td>HDL Parameters:</td>
<td>HDL Parameters:</td>
</tr>
<tr>
<td>Width: input bit width</td>
<td>Width: input bit width</td>
</tr>
</tbody>
</table>
Mapping Components to HDL

**ConstSyn**

This Constant component maps to either a signed or unsigned HDL component.

<table>
<thead>
<tr>
<th>hp_CONST</th>
<th>hp_CONST_S</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unsigned constant</td>
<td>Signed constant</td>
</tr>
<tr>
<td>Output Pins: output</td>
<td>Output Pins: output</td>
</tr>
<tr>
<td>HDL Parameters:</td>
<td>HDL Parameters:</td>
</tr>
<tr>
<td>Width: input bit width</td>
<td>Width: input bit width</td>
</tr>
<tr>
<td>ConstValue: value</td>
<td>ConstValue: value</td>
</tr>
</tbody>
</table>
GainSyn

This Gain component maps to either a signed or unsigned HDL component.

<table>
<thead>
<tr>
<th>hp_GAIN</th>
<th>hp_GAIN_S</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unsigned gain</td>
<td>Signed gain</td>
</tr>
<tr>
<td>Output Pins: output</td>
<td>Output Pins: output</td>
</tr>
<tr>
<td><strong>HDL Parameters:</strong></td>
<td><strong>HDL Parameters:</strong></td>
</tr>
<tr>
<td>Width: input bit width</td>
<td>Width: input bit width</td>
</tr>
<tr>
<td>ConstValue: value</td>
<td>ConstValue: value</td>
</tr>
</tbody>
</table>
Mapping Components to HDL

MultSyn

This Multiplier component maps to one of the following 28 HDL components.

- **hp_MULT**
  - Unsigned multiply; output bit width = \( \text{WidthA} + \text{WidthB} \)
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - \( \text{WidthI} \): input bit width
    - \( \text{WidthO} \): output bit width

- **hp_MULT_S**
  - Signed multiply; output bit width = \( \text{WidthA} + \text{WidthB} \)
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - \( \text{WidthI} \): input bit width
    - \( \text{WidthO} \): output bit width

- **hp_MULT_PAD**
  - Unsigned multiply with zero padding
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - \( \text{WidthI} \): input bit width
    - \( \text{WidthO} \): output bit width
    - \( \text{Npad} \): number of bits zero-padded

- **hp_MULT_PAD_S**
  - Signed multiply with zero padding
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - \( \text{WidthI} \): input bit width
    - \( \text{WidthO} \): output bit width
    - \( \text{Npad} \): number of bits zero-padded

- **hp_MULT_RND**
  - Unsigned multiply with rounding quantization
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - \( \text{WidthI} \): input bit width
    - \( \text{WidthO} \): output bit width
    - \( \text{Nrnd} \): number of bits rounded

- **hp_MULT_RND_S**
  - Signed multiply with rounding quantization
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - \( \text{WidthI} \): input bit width
    - \( \text{WidthO} \): output bit width
    - \( \text{Nrnd} \): number of bits rounded

- **hp_MULT_SAT**
  - Unsigned multiply with saturation overflow
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - \( \text{WidthI} \): input bit width
    - \( \text{WidthO} \): output bit width

- **hp_MULT_SAT_S**
  - Signed multiply with saturation overflow
  - Input Pins: A, B
  - Output Pins: Result
  - **HDL Parameters:**
    - \( \text{WidthI} \): input bit width
    - \( \text{WidthO} \): output bit width
hp_MULT_SATPAD
Unsigned multiply with saturation overflow and zero padding
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Npad: number of bits zero-padded

hp_MULT_SATPAD_S
Signed multiply with saturation overflow and zero padding
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Npad: number of bits zero-padded

hp_MULT_SATRND
Unsigned multiply with saturation overflow and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Nrnd: number of bits rounded

hp_MULT_SATRND_S
Signed multiply with saturation overflow and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Nrnd: number of bits rounded

hp_MULT_SATTRUNC
Unsigned multiply with saturation overflow and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated

hp_MULT_SATTRUNC_S
Signed multiply with saturation overflow and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated

hp_MULT_SIGNX
Unsigned multiply with sign extension
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width

hpMULT_SIGNX_S
Signed multiply with sign extension
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Mapping Components to HDL

**hp_MULT_SIGNXPAD**
Unsigned multiply with sign extension and zero padding

- **Input Pins:** A, B
- **Output Pins:** Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Npad: number of bits zero-padded

**hp_MULT_SIGNXPAD_S**
Signed multiply with sign extension and zero padding

- **Input Pins:** A, B
- **Output Pins:** Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Npad: number of bits zero-padded

**hp_MULT_SIGNXRND**
Unsigned multiply with sign extension and rounding quantization

- **Input Pins:** A, B
- **Output Pins:** Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Nrnd: number of bits rounded

**hp_MULT_SIGNXRND_S**
Signed multiply with sign extension and rounding quantization

- **Input Pins:** A, B
- **Output Pins:** Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Nrnd: number of bits rounded

**hp_MULT_SIGNXTRUNC**
Unsigned multiply with sign extension and truncation quantization

- **Input Pins:** A, B
- **Output Pins:** Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Ntr: number of bits truncated

**hp_MULT_SIGNXTRUNC_S**
Signed multiply with sign extension and truncation quantization

- **Input Pins:** A, B
- **Output Pins:** Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Ntr: number of bits truncated

**hp_MULT_WRAPPAD**
Unsigned multiply with wrap overflow and zero padding

- **Input Pins:** A, B
- **Output Pins:** Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Npad: number of bits zero-padded

**hp_MULT_WRAPPAD_S**
Signed multiply with wrap overflow and zero padding

- **Input Pins:** A, B
- **Output Pins:** Result

**HDL Parameters:**
- WidthI: input bit width
- WidthO: output bit width
- Npad: number of bits zero-padded
hp_MULT_WRAPRND
Unsigned multiply with wrap overflow and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Nrnd: number of bits rounded

hp_MULT_WRAPRND_S
Signed multiply with wrap overflow and rounding quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Nrnd: number of bits rounded

hp_MULT_WRAPTRUNC
Unsigned multiply with wrap overflow and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated

hp_MULT_WRAPTRUNC_S
Signed multiply with wrap overflow and truncation quantization
Input Pins: A, B
Output Pins: Result
HDL Parameters:
WidthI: input bit width
WidthO: output bit width
Ntr: number of bits truncated
Mapping Components to HDL

**Bit Manipulation Operator (Barrel Shifter)**

Depending upon the parameters specified, the Barrel Shifter from the Agilent Ptolemy DSP synthesizable components maps to one of the following 12 HDL components.
**BarShiftSyn**

Shifts the input bits by the amount specified.

<table>
<thead>
<tr>
<th>Bit Manipulation Operator (Barrel Shifter)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>hp_ABSHIFTL</td>
<td>Unsigned arithmetic barrel shifter, left</td>
</tr>
<tr>
<td>Input Pins: Data, Dist</td>
<td></td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td></td>
</tr>
<tr>
<td>HDL Parameters:</td>
<td></td>
</tr>
<tr>
<td>WidthD: bit width of data input</td>
<td></td>
</tr>
<tr>
<td>WidthS: bit width of shift input</td>
<td></td>
</tr>
<tr>
<td>hp_ABSHIFTR</td>
<td>Unsigned arithmetic barrel shifter, right</td>
</tr>
<tr>
<td>Input Pins: Data, Dist</td>
<td></td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td></td>
</tr>
<tr>
<td>HDL Parameters:</td>
<td></td>
</tr>
<tr>
<td>WidthD: bit width of data input</td>
<td></td>
</tr>
<tr>
<td>WidthS: bit width of shift input</td>
<td></td>
</tr>
<tr>
<td>hp_ABSHIFTL_S</td>
<td>Signed arithmetic barrel shifter, left</td>
</tr>
<tr>
<td>Input Pins: Data, Dist</td>
<td></td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td></td>
</tr>
<tr>
<td>HDL Parameters:</td>
<td></td>
</tr>
<tr>
<td>WidthD: bit width of data input</td>
<td></td>
</tr>
<tr>
<td>WidthS: bit width of shift input</td>
<td></td>
</tr>
<tr>
<td>hp_ABSHIFTR_S</td>
<td>Signed arithmetic barrel shifter, right</td>
</tr>
<tr>
<td>Input Pins: Data, Dist</td>
<td></td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td></td>
</tr>
<tr>
<td>HDL Parameters:</td>
<td></td>
</tr>
<tr>
<td>WidthD: bit width of data input</td>
<td></td>
</tr>
<tr>
<td>WidthS: bit width of shift input</td>
<td></td>
</tr>
<tr>
<td>hp_LBSHIFTL</td>
<td>Unsigned logic barrel shifter, left</td>
</tr>
<tr>
<td>Input Pins: Data, Dist</td>
<td></td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td></td>
</tr>
<tr>
<td>HDL Parameters:</td>
<td></td>
</tr>
<tr>
<td>WidthD: bit width of data input</td>
<td></td>
</tr>
<tr>
<td>WidthS: bit width of shift input</td>
<td></td>
</tr>
<tr>
<td>hp_LBSHIFTR</td>
<td>Unsigned logic barrel shifter, right</td>
</tr>
<tr>
<td>Input Pins: Data, Dist</td>
<td></td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td></td>
</tr>
<tr>
<td>HDL Parameters:</td>
<td></td>
</tr>
<tr>
<td>WidthD: bit width of data input</td>
<td></td>
</tr>
<tr>
<td>WidthS: bit width of shift input</td>
<td></td>
</tr>
<tr>
<td>hp_LBSHIFTL_S</td>
<td>Signed logic barrel shifter, left</td>
</tr>
<tr>
<td>Input Pins: Data, Dist</td>
<td></td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td></td>
</tr>
<tr>
<td>HDL Parameters:</td>
<td></td>
</tr>
<tr>
<td>WidthD: bit width of data input</td>
<td></td>
</tr>
<tr>
<td>WidthS: bit width of shift input</td>
<td></td>
</tr>
<tr>
<td>hp_LBSHIFTR_S</td>
<td>Signed logic barrel shifter, right</td>
</tr>
<tr>
<td>Input Pins: Data, Dist</td>
<td></td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td></td>
</tr>
<tr>
<td>HDL Parameters:</td>
<td></td>
</tr>
<tr>
<td>WidthD: bit width of data input</td>
<td></td>
</tr>
<tr>
<td>WidthS: bit width of shift input</td>
<td></td>
</tr>
</tbody>
</table>
Mapping Components to HDL

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>HDL Parameters</th>
<th>Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>hp_RBSHIFTL</td>
<td>Unsigned rotate barrel shifter, left</td>
<td>WidthD: bit width of data input</td>
<td>WidthD: bit width of data input</td>
</tr>
<tr>
<td></td>
<td>Input Pins: Data, Dist</td>
<td>WidthS: bit width of shift input</td>
<td>WidthS: bit width of shift input</td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>hp_RBSHIFTR</td>
<td>Unsigned rotate barrel shifter, right</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Input Pins: Data, Dist</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HDL Parameters:</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>hp_RBSHIFTL_S</td>
<td>Signed logic barrel shifter, left</td>
<td>WidthD: bit width of data input</td>
<td>WidthD: bit width of data input</td>
</tr>
<tr>
<td></td>
<td>Input Pins: Data, Dist</td>
<td>WidthS: bit width of shift input</td>
<td>WidthS: bit width of shift input</td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>hp_RBSHIFTR_S</td>
<td>Signed logic barrel shifter, right</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Input Pins: Data, Dist</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HDL Parameters:</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

5-30  Bit Manipulation Operator (Barrel Shifter)
Control Logic Operators

This section contains multiplexer component mapping information.

“MuxSyn” on page 5-32 is a signed or unsigned multiplexer.
“Mux2Syn” on page 5-33 selects one of two multiplexer inputs.
“Mux3Syn” on page 5-34 selects one of three multiplexer inputs.
“Mux4Syn” on page 5-35 selects one of four multiplexer inputs.
Mapping Components to HDL

**MuxSyn**

Selects one of the Size bus segments and returns an output as Result.

<table>
<thead>
<tr>
<th>hp_MUX</th>
<th>hp_MUX_S</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unsigned multiplexer</td>
<td>Signed multiplexer</td>
</tr>
<tr>
<td>Input Pins: Data, Sel</td>
<td>Input Pins: Data, Sel</td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td>Output Pins: Result</td>
</tr>
<tr>
<td><strong>HDL Parameters:</strong></td>
<td><strong>HDL Parameters:</strong></td>
</tr>
<tr>
<td>Width: bit width of output</td>
<td>Width: bit width of output</td>
</tr>
<tr>
<td>WidthS: number of select lines</td>
<td>WidthS: number of select lines</td>
</tr>
<tr>
<td>Size: number of bus segments within the input bus</td>
<td>Size: number of bus segments within the input bus</td>
</tr>
</tbody>
</table>
Mux2Syn
Selects one of two inputs.

**hp_MUX2**
Two input multiplexer
Input Pins: Data0, Data1, Sel
Output Pins: Result

**HDL Parameters:**
Width: output bit width
Mapping Components to HDL

Mux3Syn

Selects one of three inputs.

**hp_MUX3**

Three input multiplexer

Input Pins: Data0, Data1, Data2, Sel0, Sel1

Output Pins: Result

**HDL Parameters:**

Width: output bit width
Mux4Syn

Selects one of four inputs.

hp_MUX4
Four input multiplexer
Input Pins: Data0, Data1, Data2, Data3,
Sel0, Sel1
Output Pins: Result
HDL Parameters:
Width: output bit width
General Logic Operators

The following general logic operators from the Agilent Ptolemy DSP synthesizable components map to HDL components. Click an operator to display details of the HDL components to which it is mapped.

“AndSyn” on page 5-37 performs a bitwise AND of the bus segments.
“And2Syn” on page 5-38 performs bitwise AND on its two inputs.
“BufferSyn” on page 5-39 inverts the bits within the input bus based on the InvMask value.
“NandSyn” on page 5-40 performs a bitwise NAND on its two inputs.
“Nor2Syn” on page 5-41 performs a bitwise NOR on its two inputs.
“NotSyn” on page 5-42 performs a NOT on its input.
“OrSyn” on page 5-43 performs a bitwise OR of the bus segments.
“Or2Syn” on page 5-44 performs a bitwise OR on its two inputs.
“XorSyn” on page 5-45 performs a bitwise XOR of the bus segments.
“Xor2Syn” on page 5-46 performs a bitwise OR on its two inputs.
AndSyn

The Agilent Ptolemy DSP synthesizable AND component maps to one of the following HDL component.

- **hp_AND**
  - AND function
  - Input Pins: Data
  - Output Pins: Result

**HDL Parameters:**
- Width: output bit width
- Size: number of bus segments within the input bus
And2Syn

The Agilent Ptolemy DSP syntesizable AND2 components map to the following HDL component.

    hp_AND2
    Two input AND function
    Input Pins: A, B
    Output Pins: Result

**HDL Parameters:**
- **Width:** output bit width
BufferSyn

The Agilent Ptolemy DSP synthesizable Buffer component maps to the following HDL component.

hp_BUF
buffer/inverter; accepts a single bus as input and returns bus as output.
Input Pins: Data
Output Pins: Result

HDL Parameters:
Width: bit width of input
InvMask: mask value
NandSyn
The Agilent Ptolemy DSP synthesizable NAND component maps to the following HDL component.

**hp_NAND2**
Two input NAND function
Input Pins: A, B
Output Pins: Result
**HDL Parameters:**
Width: output bit width
Nor2Syn

The Agilent Ptolemy DSP synthesizable NOR2 component maps to the following HDL component.

hp_NOR2
Two input NOR
Input Pins: A, B
Output Pins: Result
**HDL Parameters:**
Width: output bit width
Mapping Components to HDL

**NotSyn**

The Agilent Ptolemy DSP synthesizable NOT component maps to the following HDL component.

- **hp_NOT**
  - NOT function
  - **Input Pins:** Data
  - **Output Pins:** Result
  - **HDL Parameters:**
    - **Width:** output bit width

---

5-42   General Logic Operators
OrSyn

The Agilent Ptolemy DSP synthesizable OR component maps to the following HDL component.

`hp_OR`

OR function
Input Pins: Data
Output Pins: Result

**HDL Parameters:**

- **Width:** bit width of output
- **Size:** number of bus segments within the input bus
Mapping Components to HDL

**Or2Syn**

The Agilent DSP synthesizable OR2 component maps to the following HDL component.

```plaintext
hp_OR2
Two input OR function
Input Pins: A, B
Output Pins: Result
HDL Parameters:
Width: output bit width
```
XorSyn

The Agilent Ptolemy DSP synthesizable XOR component maps to the following HDL component.

```
hp_XOR
XOR function
Input Pins: Data
Output Pins: Result

HDL Parameters:
Width: bit width of output
Size: number of bus segments within the input bus
```
Mapping Components to HDL

Xor2Syn
The Agilent Ptolemy DSP synthesizable XOR2 component maps to the following HDL component.

\[ \text{hp\_XOR2} \]
Two input XOR function
Input Pins: A, B
Output Pins: Result
HDL Parameters:
Width: output bit width
Sequential Logic Operators

The following sequential logic operators from the Agilent Ptolemy DSP synthesizable components map to HDL components. Click an operator to display details of the HDL components to which it is mapped.

Note The initial output value of these components is the reset value, ValueS. Consequently, any input data signal to these components at the start of the simulation (time 0) is ignored. Make sure that any impulse input you apply begins at the time step after 0.

“CountCombSyn” on page 5-48 models the combinational logic portion of a Johnson, LFSR, or Gray counter.

“CounterSyn” on page 5-49 is a positive-edge clock that is triggered when the CE pin is asserted.

“LCounterSyn” on page 5-50 is a positive-edge clock that is triggered when the count enabled pin is asserted.

“RegSyn” on page 5-51 is a positive-edge triggered to latch the input data upon detecting the positive edge.

“ShiftRegPPSyn” on page 5-53 is a positive-edge triggered to shift the internal register data upon detecting the positive edge.

“ShiftRegPSSyn” on page 5-54 is a positive-edge triggered to shift the internal register data upon detecting the positive edge.

“ShiftRegSPSyn” on page 5-55 is a positive-edge triggered to shift the internal register data upon detecting the positive edge.
Mapping Components to HDL

**CountCombSyn**

This Count component maps to one of the following three HDL components.

- **hp_GRAYCOUNT**
  - Gray count combinational logic
  - Input Pins: Data
  - Output Pins: Result
  - **HDL Parameters:**
  - **Width:** bit width of input

- **hp_JOHNCOUNT**
  - Johnson count combinational logic
  - Input Pins: Data
  - Output Pins: Result
  - **HDL Parameters:**
  - **Width:** bit width of input

- **hp_LFSRCOUNT**
  - LFSR count combinational logic
  - Input Pins: Data
  - Output Pins: Result
  - **HDL Parameters:**
  - **Width:** bit width of input
  - **LFSR_Poly:** LFSR polynomial

---

5-48  Sequential Logic Operators
CounterSyn

This Counter component maps to one of the following four HDL components.

- **hp_COUNT**
  - Unsigned binary upcount, non-loadable
  - Input Pins: Clock, CE
  - Output Pins: Q
  - HDL Parameters:
    - Width: input bit width

- **hp_COUNTA**
  - Unsigned binary upcount with asynchronous set, non-loadable
  - Input Pins: Clock, CE, Set
  - Output Pins: Q
  - HDL Parameters:
    - Width: input bit width
    - ValueS: reset value

- **hp_COUNT_B**
  - Unsigned binary directional (up/down) count, non-loadable
  - Input Pins: Clock, CE, Up
  - Output Pins: Q
  - HDL Parameters:
    - Width: input bit width

- **hp_COUNTA_B**
  - Unsigned binary directional (up/down) count with asynchronous set, non-loadable
  - Input Pins: Clock, CE, Up, Set
  - Output Pins: Q
  - HDL Parameters:
    - Width: input bit width
    - ValueS: reset value
LCounterSyn

This LCounter component maps to one of the following four HDL components.

- **hp_COUNT_LD**
  - Unsigned binary upcount, non-loadable
  - Input Pins: Clock, CE, Load, Data
  - Output Pins: Q
  - HDL Parameters:
    - Width: input bit width

- **hp_COUNTA_LD**
  - Unsigned binary upcount with asynchronous set, non-loadable
  - Input Pins: Clock, CE, Set, Load, Data
  - Output Pins: Q
  - HDL Parameters:
    - Width: input bit width
    - ValueS: reset value

- **hp_COUNT_B_LD**
  - Unsigned binary directional (up/down) count, non-loadable
  - Input Pins: Clock, CE, Up, Load, Data
  - Output Pins: Q
  - HDL Parameters:
    - Width: input bit width

- **hp_COUNTA_B_LD**
  - Unsigned binary directional (up/down) count with asynchronous set, non-loadable
  - Input Pins: Clock, CE, Set, Up, Load, Data
  - Output Pins: Q
  - HDL Parameters:
    - Width: input bit width
    - ValueS: reset value
RegSyn

This Register component maps to one of the following 12 HDL components.

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>Input Pins</th>
<th>Output Pins</th>
<th>HDL Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>hp_REG</td>
<td>Unsigned register, no reset</td>
<td>Data, Clock</td>
<td>Q</td>
<td>Width: bit width of register</td>
</tr>
<tr>
<td>hp_REG_EN</td>
<td>Unsigned register with clock enable and no reset</td>
<td>Data, Clock, CE</td>
<td>Q</td>
<td>Width: bit width of register</td>
</tr>
<tr>
<td>hp_REG_S</td>
<td>Signed register, no reset</td>
<td>Data, Clock</td>
<td>Q</td>
<td>Width: bit width of register</td>
</tr>
<tr>
<td>hp_REG_S_EN</td>
<td>Signed register with clock enable and no reset</td>
<td>Data, Clock, CE</td>
<td>Q</td>
<td>Width: bit width of register</td>
</tr>
<tr>
<td>hp_REGA</td>
<td>Unsigned register with asynchronous set</td>
<td>Data, Clock, Set</td>
<td>Q</td>
<td>Width: bit width of register ValueS: reset value</td>
</tr>
<tr>
<td>hp_REGA_EN</td>
<td>Unsigned register with asynchronous set and clock enable</td>
<td>Data, Clock, Set, CE</td>
<td>Q</td>
<td>Width: bit width of register ValueS: reset value</td>
</tr>
<tr>
<td>hp_REGA_S</td>
<td>Signed register with asynchronous set</td>
<td>Data, Clock, Set</td>
<td>Q</td>
<td>Width: bit width of register ValueS: reset value</td>
</tr>
<tr>
<td>hp_REGA_S_EN</td>
<td>Signed register with asynchronous set and clock enable</td>
<td>Data, Clock, Set, CE</td>
<td>Q</td>
<td>Width: bit width of register ValueS: reset value</td>
</tr>
<tr>
<td>Component</td>
<td>Description</td>
<td>Input Pins</td>
<td>Output Pins</td>
<td>HDL Parameters:</td>
</tr>
<tr>
<td>-----------------</td>
<td>--------------------------------------------------</td>
<td>--------------------------------------</td>
<td>-------------</td>
<td>-----------------------</td>
</tr>
<tr>
<td>hp_REGS</td>
<td>Unsigned register with synchronous set</td>
<td>Data, Clock, Set</td>
<td>Q</td>
<td>Width: bit width of register</td>
</tr>
<tr>
<td>hp_REGS_EN</td>
<td>Unsigned register with synchronous set and clock enable</td>
<td>Data, Clock, Set, CE</td>
<td>Q</td>
<td>Width: bit width of register</td>
</tr>
<tr>
<td>hp_REGS_S</td>
<td>Signed register with synchronous set</td>
<td>Data, Clock, Set</td>
<td>Q</td>
<td>Width: bit width of register</td>
</tr>
<tr>
<td>hp_REGS_S_EN</td>
<td>Signed register with synchronous set and clock enable</td>
<td>Data, Clock, Set, CE</td>
<td>Q</td>
<td>Width: bit width of register</td>
</tr>
</tbody>
</table>
ShiftRegPPSyn

This Parallel in-out register component maps to either a left shift or a right shift HDL component.

**hp_SREG2_PPL**
Unsigned parallel in/parallel out LEFT shift register
Input Pins: Data, Serin, Clock, Load, Shift, Set
Output Pins: Q
HDL Parameters:
Width: bit width of register
Values: reset value

**hp_SREG2_PPR**
Unsigned parallel in/parallel out RIGHT shift register
Input Pins: Data, Serin, Clock, Load, Shift, Set
Output Pins: Q
HDL Parameters:
Width: bit width of register
Values: reset value
Mapping Components to HDL

**ShiftRegPSSyn**
This Parallel in-serial out register component maps to either a left shift or a right shift HDL component.

<table>
<thead>
<tr>
<th>hp_SREG1_PSL</th>
<th>hp_SREG1_PSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unsigned parallel in/serial out LEFT shift register synchronous load</td>
<td>Unsigned parallel in/serial out RIGHT shift register synchronous load</td>
</tr>
<tr>
<td>Input Pins: Data, Clock, Load, Shift, Set</td>
<td>Input Pins: Data, Clock, Load, Shift, Set</td>
</tr>
<tr>
<td>Output Pins: Q</td>
<td>Output Pins: Q</td>
</tr>
<tr>
<td><strong>HDL Parameters:</strong></td>
<td><strong>HDL Parameters:</strong></td>
</tr>
<tr>
<td>Width: bit width of input</td>
<td>Width: bit width of input</td>
</tr>
<tr>
<td>Value$S$: reset value</td>
<td>Value$S$: reset value</td>
</tr>
</tbody>
</table>
ShiftRegSPSyn

This Serial in-parallel out register component maps to either a left shift or a right shift HDL component.

<table>
<thead>
<tr>
<th>hp_SREG1_SPL</th>
<th>hp_SREG1_SPR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unsigned serial in/parallel out</td>
<td>Unsigned serial in/parallel out</td>
</tr>
<tr>
<td>LEFT shift register</td>
<td>RIGHT shift register</td>
</tr>
<tr>
<td>Input Pins: Data, Clock, Shift,</td>
<td>Input Pins: Data, Clock, Shift,</td>
</tr>
<tr>
<td>Set</td>
<td>Set</td>
</tr>
<tr>
<td>Output Pins: Q</td>
<td>Output Pins: Q</td>
</tr>
<tr>
<td>HDL Parameters:</td>
<td>HDL Parameters:</td>
</tr>
<tr>
<td>Width: bit width of output</td>
<td>Width: bit width of output</td>
</tr>
<tr>
<td>ValueS: reset value</td>
<td>ValueS: reset value</td>
</tr>
</tbody>
</table>
Digital Communications Components

The components in this section are used in digital communications modulators and demodulators.

“BPSK Syn” on page 5-57 is a BPSK modulator.
“DPSK Syn” on page 5-58 is a differential DPSK modulator.
“OQPSK Syn” on page 5-59 is an offset QPSK modulator.
“PI4DQPSK Syn” on page 5-60 is a Pi/4 DQPSK modulator.
“PSK8 Syn” on page 5-61 is an 8-PSK modulator.
“QPSK Syn” on page 5-62 is a QPSK modulator.
BPSKSyn

The Agilent DSP synthesizable BPSK modulator component maps to the following HDL component.

hp_BPSKMOD
BPSK modulator
Input Pins: Data
Output Pins: Iout

HDL Parameters:
Width: output bit width
MAXNEG: next to most negative number
MAXPOS: most positive number
DPSKSyn

The Agilent DSP synthesizable differential DPSK modulator component maps to the following HDL component.

\[ \text{hp\_DPSKMOD} \]
Differential DPSK modulator
Input Pins: Data, Clk, Rst
Output Pins: Iout
HDL Parameters:
Width: output bit width
MAXNEG: next to most negative number
MAXPOS: most positive number
OQPSKSyn

The Agilent DSP synthesizable offset QPSK modulator component maps to the following HDL component.

- **hp_OQPSKMOD**
  - Offset QPSK modulator
  - Input Pins: I, Q, Clk, Rst
  - Output Pins: Iout, Qout

**HDL Parameters:**
- **Width:** output bit width
- **sqrt2:** value equal to square root of 1/2
- **nsqrt2:** value equal to negative square root of 1/2
Mapping Components to HDL

PI4DQPSKSyn

The Agilent DSP synthesizable PI/4-DQPSK modulator component maps to the following HDL component.

```
hp_PI4DQPSKMOD
PI/4-DQPSK modulator
Input Pins: I, Q, Clk, Rst
Output Pins: Iout, Qout
HDL Parameters:
Width: output bit width
sqrt2: value equal to square root of 1/2
nsqrt2: value equal to negative square root of 1/2
MAXNEG: next to most negative number
MAXPOS: most positive number
```
PSK8Syn

The Agilent DSP synthesizable 8-PSK modulator component maps to the following HDL component.

hp_PSK8MOD
8-PSK modulator
Input Pins: Data
Output Pins: Iout

HDL Parameters:
Width: output bit width
sqrt2: value equal to square root of 1/2
nsqrt2: value equal to negative square root of 1/2
MAXNEG: next to most negative number
MAXPOS: most positive number
QPSKSyn

The Agilent DSP synthesizable QPSK modulator component maps to the following HDL component.

hp_QPSKMOD
QPSK modulator
Input Pins: I, Q
Output Pins: Iout, Qout
HDL Parameters:
Width: output bit width
sqrt2: value equal to square root of 1/2
nsqrt2: value equal to negative square root of 1/2
Miscellaneous Operators

The following miscellaneous operators from the Agilent Ptolemy DSP synthesizable components map to HDL components. Click an operator to display details of the HDL components to which it is mapped.

“BitFillSyn” on page 5-64 copies single bit input to an output bus.
“BusMergeSyn” on page 5-65 merges two input buses into a larger, merged bus.
“Bus8MergeSyn” on page 5-66 merges eight 1-bit inputs into a bus.
“BusRipSyn” on page 5-67 rips out a smaller contiguous bit vector from the input bit vector.
“Bus8RipSyn” on page 5-68 rips out the highest byte in the data input bus and outputs them as 1-bit outputs.
“CombFiltSyn” on page 5-69 models a comb section \((1 - Z^{-1})\) filter.
“Div2ClockSyn” on page 5-70 models a power of 2 clock divider.
“DPRamSyn” on page 5-71 models a dual-port RAM.
“FSMSyn” on page 5-72 models a Mealy finite state machine.
“RamSyn” on page 5-73 models a RAM.
“RomSyn” on page 5-74 reads ASCII hex values and stores them in a linear array to model the ROM.
“RomSyn (Synthesizable HDL)” on page 5-75 models a synthesizable ROM.
“SineCosineSyn” on page 5-76 models a sine/cosine look-up table.
“ZerolnterpSyn” on page 5-77 models a zero insertion interpolator.
Mapping Components to HDL

**BitFillSyn**

This Bit Fill component maps to either a signed or an unsigned HDL component.

<table>
<thead>
<tr>
<th>hp_BIT_FILL</th>
<th>hp_BIT_FILL_S</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unsigned copy bit n times</td>
<td>Signed copy bit n times</td>
</tr>
<tr>
<td>Input Pins: Data</td>
<td>Input Pins: Data</td>
</tr>
<tr>
<td>Output Pins: Result</td>
<td>Output Pins: Result</td>
</tr>
<tr>
<td><strong>HDL Parameters:</strong></td>
<td><strong>HDL Parameters:</strong></td>
</tr>
<tr>
<td>Width: bit width of input</td>
<td>Width: bit width of input</td>
</tr>
</tbody>
</table>
BusMergeSyn

The Agilent Ptolemy DSP synthesizable Bus Merge component maps to the following
HDL component.

hp_BUS_MERGE
Unsigned merge two buses
Input Pins: A, B
Output Pins: Result

HDL Parameters:
WidthA: bit width of input A
WidthB: bit width of input B
Bus8MergeSyn

This Bus8 Merge component maps to one of the following eight HDL components.

**hp_BUS1_MERGE**
Unsigned merge 1 single bit line into a 1-bit bus
Input Pins: Data0
Output Pins: Output

**hp_BUS2_MERGE**
Unsigned merge 2 single bit lines into a 2-bit bus
Input Pins: Data0, Data1
Output Pins: Output

**hp_BUS3_MERGE**
Unsigned merge 3 single bit lines into a 3-bit bus
Input Pins: Data0, Data1, Data2
Output Pins: Output

**hp_BUS4_MERGE**
Unsigned merge 4 single bit lines into a 4-bit bus
Input Pins: Data0, Data1, Data2, Data3
Output Pins: Output

**hp_BUS5_MERGE**
Unsigned merge 5 single bit lines into a 5-bit bus
Input Pins: Data0, Data1, Data2, Data3, Data4
Output Pins: Output

**hp_BUS6_MERGE**
Unsigned merge 6 single bit lines into a 6-bit bus
Input Pins: Data0, Data1, Data2, Data3, Data4, Data5
Output Pins: Output

**hp_BUS7_MERGE**
Unsigned merge 7 single bit lines into a 7-bit bus
Input Pins: Data0, Data1, Data2, Data3, Data4, Data5, Data6
Output Pins: Output

**hp_BUS8_MERGE**
Unsigned merge 8 single bit lines into an 8-bit bus
Input Pins: Data0, Data1, Data2, Data3, Data4, Data5, Data6, Data7
Output Pins: Output
**BusRipSyn**

The Agilent Ptolemy DSP synthesizable Bus Rip component maps to the following HDL component.

**hp_BUS_RIP**

Unsigned rip out designated bits from input bus

**Input Pins:** Data0

**Output Pins:** Output

**HDL Parameters:**

- **Width:** bit width of input
- **WidthR:** bit width of ripped output
- **Offset:** offset from MSB from which ripped output is taken
Bus8RipSyn

This Bus8 Rip component maps to one of the following eight HDL components.

- **hp_BUS1_RIP**
  - Unsigned rip out a 1-bit bus into 1 single-bit line
  - Input Pins: Data0
  - Output Pins: Output

- **hp_BUS2_RIP**
  - Unsigned rip out a 2-bit bus into 2 single-bit line
  - Input Pins: Data0, Data1
  - Output Pins: Output

- **hp_BUS3_RIP**
  - Unsigned rip out a 3-bit bus into 3 single-bit line
  - Input Pins: Data0, Data1, Data2
  - Output Pins: Output

- **hp_BUS4_RIP**
  - Unsigned rip out a 4-bit bus into 4 single-bit line
  - Input Pins: Data0, Data1, Data2, Data3
  - Output Pins: Output

- **hp_BUS5_RIP**
  - Unsigned rip out a 5-bit bus into 5 single-bit line
  - Input Pins: Data0, Data1, Data2, Data3, Data4
  - Output Pins: Output

- **hp_BUS6_RIP**
  - Unsigned rip out a 6-bit bus into 6 single-bit line
  - Input Pins: Data0, Data1, Data2, Data3, Data4, Data5
  - Output Pins: Output

- **hp_BUS7_RIP**
  - Unsigned rip out a 7-bit bus into 7 single-bit lines
  - Input Pins: Data0, Data1, Data2, Data3, Data4, Data5, Data6
  - Output Pins: Output

- **hp_BUS8_RIP**
  - Unsigned rip out an 8-bit bus into 8 single-bit lines
  - Input Pins: Data0, Data1, Data2, Data3, Data4, Data5, Data6, Data7
  - Output Pins: Output
CombFiltSyn

The Agilent Ptolemy DSP synthesizable comb filter component maps to the following HDL component.

hp_COMBFILT
Comb section (1-Z^{-1})
Input Pins: Data, Clk, CE
Output Pins: Result
HDL Parameters:
Width: input bit width
PipeStages: order of delay in delayed data portion of the comb section
logPipeStages: integer equal to ceiling(log2(PipeStages))
Mapping Components to HDL

**Div2ClockSyn**

The Agilent Synthesizable DSP of-2 clock divider component maps to the following HDL components.

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>Input Pins</th>
<th>Output Pins</th>
<th>HDL Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>hp_DIVBY2</td>
<td>Divide by 2 clock divider</td>
<td>inClock, Set</td>
<td>divClock</td>
<td>None</td>
</tr>
<tr>
<td>hp_DIVBY4</td>
<td>Divide by 4 clock divider</td>
<td>inClock, Set</td>
<td>divClock</td>
<td>None</td>
</tr>
<tr>
<td>hp_DIVBY8</td>
<td>Divide by 8 clock divider</td>
<td>inClock, Set</td>
<td>divClock</td>
<td>None</td>
</tr>
<tr>
<td>hp_DIVBY16</td>
<td>Divide by 16 clock divider</td>
<td>inClock, Set</td>
<td>divClock</td>
<td>None</td>
</tr>
</tbody>
</table>
DPRamSyn

Depending upon the parameters specified, the Agilent Ptolemy DSP synthesizable Dual Port RAM component maps to either a signed or unsigned HDL component.

**hp_RAMDP**
Unsigned dual port RAM
**Input Pins:** AddrR, AddrW, Data, WE
**Output Pins:** Q

**HDL Parameters:**
- **WidthA:** bit width of address
- **Width:** bit width of data
- **Depth:** number of words in RAM
- **ramFile:** filename of initial values

**hp_RAMDP_S**
Signed dual port RAM
**Input Pins:** AddrR, AddrW, Data, WE
**Output Pins:** Q

**HDL Parameters:**
- **WidthA:** bit width of address
- **Width:** bit width of data
- **Depth:** number of words in RAM
- **ramFile:** filename of initial values
Mapping Components to HDL

FSMSyn

The Agilent Ptolemy DSP synthesizable Mealy finite state machine maps to the following HDL component.

This component is a dynamically generated HDL code based on the Ptolemy DSP synthesizable component parameters. After the code associated with this core is generated, it is placed in the following projects subdirectories and files:

Verilog HDL files: /<project name>/synthesis/verilog/<file name>_dsp.v
VHDL files: /<project name>/synthesis/vhdl/<file name>_dsp.vhd

coreFSM
Mealy finite state machine
Input Pins: Data, Clock, Reset
Output Pins: Result, OutState
HDL Parameters:
None
RamSyn

Depending upon the parameters specified, the Agilent Ptolemy DSP synthesizable RAM component maps to either a signed or unsigned HDL component.

<table>
<thead>
<tr>
<th>hp_RAM</th>
<th>hp_RAM_S</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unsigned RAM</td>
<td>Signed RAM</td>
</tr>
<tr>
<td>Input Pins: Addr, Data, WE</td>
<td>Input Pins: Addr, Data, WE</td>
</tr>
<tr>
<td>Output Pins: Q</td>
<td>Output Pins: Q</td>
</tr>
<tr>
<td><strong>HDL Parameters:</strong></td>
<td><strong>HDL Parameters:</strong></td>
</tr>
<tr>
<td>WidthA: bit width of address</td>
<td>WidthA: bit width of address</td>
</tr>
<tr>
<td>Width: bit width of data</td>
<td>Width: bit width of data</td>
</tr>
<tr>
<td>Depth: number of words in RAM</td>
<td>Depth: number of words in RAM</td>
</tr>
<tr>
<td>ramFile</td>
<td>filename of initial values</td>
</tr>
<tr>
<td></td>
<td>ramFile</td>
</tr>
</tbody>
</table>
Mapping Components to HDL

**RomSyn**

Depending upon the parameters specified, the Agilent Ptolemy DSP synthesizable ROM component maps to either a signed or an unsigned HDL component.

<table>
<thead>
<tr>
<th>hp_ROM</th>
<th>hp_ROM_S</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unsigned ROM</td>
<td>Signed ROM</td>
</tr>
<tr>
<td>Input Pins:</td>
<td>Input Pins:</td>
</tr>
<tr>
<td>Addr</td>
<td>Addr</td>
</tr>
<tr>
<td>Output Pins:</td>
<td>Output Pins:</td>
</tr>
<tr>
<td>Q</td>
<td>Q</td>
</tr>
</tbody>
</table>

**HDL Parameters:**

- **WidthA:** bit width of address
- **Width:** bit width of data
- **Depth:** number of words in ROM
- **romFile:** filename of initial value
**RomSyn (Synthesizable HDL)**

The Agilent Ptolemy DSP synthesizable ROM component maps to the following HDL component

This component is a dynamically generated HDL code based on the Ptolemy DSP synthesizable component parameters. After the code associated with this core is generated, it is placed in the following projects subdirectories and files:

- **Verilog** HDL files: `/<project name>/synthesis/verilog/<file name>_dsp.v`
- **VHDL** files: `/<project name>/synthesis/vhdl/<file name>_dsp.vhd`

**coreROM**  
Read Only Memory  
Input Pins: Addr  
Output Pins: Q  
**HDL Parameters:**  
None
The Agilent Ptolemy DSP synthesizable sine/cosine look-up table component maps to the following HDL component.

This component is a dynamically generated HDL code based on the Ptolemy DSP synthesizable component parameters. After the code associated with this core is generated, it is placed in the following projects subdirectories and files:

Verilog HDL files: /<project name>/synthesis/verilog/<file name>_dsp.v
VHDL files: /<project name>/synthesis/vhdl/<file name>_dsp.vhd

**coreSineCosine**
Sine-cosine look-up table
Input Pins: PhaseIn, Clock, SineOrCosine
Output Pins: Out
HDL Parameters: None
ZeroInterpSyn

The Agilent Ptolemy DSP synthesizable zero interpolation component maps to the following HDL component.

This component is a dynamically generated HDL code based on the Ptolemy DSP synthesizable component parameters. After the code associated with this core is generated, it is placed in the following projects subdirectories and files:

Verilog HDL files: /<project name>/ synthesis/ verilog/ <file name>_dsp.v
VHDL files: /<project name>/ synthesis/ vhdl/ <file name>_dsp.vhd

**coreZeroInterp**
Zero insert data interpolator

**Input Pins:** Data, Clock, Reset

**Output Pins:** Result

**HDL Parameters:**
None
Mapping Components to HDL
Chapter 6: Mapping Components to Xilinx Cores

The components in this library are mapped to Xilinx cores. The Xilinx core implementations are EDIF design files generated by the Xilinx CORE Generator System software. It is assumed that the user will run the Xilinx CORE Generator tool on their PC or workstation, and is familiar with its use.

The ADS HDL Code Generator / DSP Synthesis tool will generate command script files which the user will import and run in the Xilinx CORE Generator System tool.

The Xilinx core generation scripts are generated based on the component parameters. These script files will have the file names that end in _x.xco (for example, designname_x.xco). They contain the batch script commands for the Xilinx CORE generator System to execute to generate the desired cores.

The * _x.xco batch script files can be run within the Xilinx CORE Generator tool as follows:

1. Start the Xilinx CORE Generator System tool.
2. Select **File > Execute Command File**
3. A list of * _x.xco files will appear. Search for the file that you want (you may have to change directories to find the file).
4. Select the file and click **OK**. The Xilinx CORE Generator tool will then run the commands in the file and generate the cores.

Wrapper HDL code encapsulating the Xilinx cores are also generated by the ADS HDL Code Generator/DSP Synthesis tool. This code can be found in the files with the suffix _x.v (i.e., designname_x.v). The wrapper code contains the instantiations of the specified Xilinx cores plus other glue logic and/or signal connections.
**AccumSyn**

The Agilent synthesizable DSP scaled by 1/2 accumulator component maps to the following HDL component.

**Xilinx Core:** Scaled\_by\_half\_Accumulator

**Xilinx Technology Library:** XC4000, Spartan

```plaintext
xcore_acc
Scaled by 1/2 accumulator
Input Pins: b, c, ce, l
Output Pins: s
```

**HDL Parameters:**

- **Component\_Name:** char string which will start with the name “xcore\_acc”
- **Input\_Width:** 2 <= Input\_Width <= 32
**AddRegSyn**

The Agilent synthesizable DSP registered adder component maps to the following HDL components.

* Xilinx Core: Registered Adder
* Xilinx Technology Library: XC4000, Spartan

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>HDL Parameters</th>
<th>Input Width</th>
</tr>
</thead>
<tbody>
<tr>
<td>xcore_add</td>
<td>Registered adder (unsigned)</td>
<td>Component_Name: char string which will start with the name “xcore_add”</td>
<td>2 &lt;= Input_Width &lt;= 32</td>
</tr>
<tr>
<td></td>
<td>Input Pins: a, b, c, ce, clr, ci</td>
<td>Output Pins: s</td>
<td></td>
</tr>
<tr>
<td>xcore_adds</td>
<td>Registered adder (signed)</td>
<td>Component_Name: char string which will start with the name “xcoreAdds”</td>
<td>2 &lt;= Input_Width &lt;= 32</td>
</tr>
<tr>
<td></td>
<td>Input Pins: a, b, c, ce, clr, ci</td>
<td>Output Pins: s</td>
<td></td>
</tr>
<tr>
<td>xcore_addwt</td>
<td>Registered adder (unsigned, wrap around, truncate)</td>
<td>Component_Name: char string which will start with the name “xcore_addwt”</td>
<td>2 &lt;= Input_Width &lt;= 32</td>
</tr>
<tr>
<td></td>
<td>Input Pins: a, b, c, ce, clr, ci</td>
<td>Output Pins: s</td>
<td></td>
</tr>
<tr>
<td>xcore_addwts</td>
<td>Registered adder (signed, wrap around, truncate)</td>
<td>Component_Name: char string which will start with the name “xcore_addwts”</td>
<td>2 &lt;= Input_Width &lt;= 32</td>
</tr>
<tr>
<td></td>
<td>Input Pins: a, b, c, ce, clr, ci</td>
<td>Output Pins: s</td>
<td></td>
</tr>
</tbody>
</table>
Mapping Components to Xilinx Cores

CombFiltSyn
The Agilent synthesizable DSP comb section filter component maps to the following HDL component.

Xilinx Core: Comb Filter
Xilinx Technology Library: XC4000, Spartan

xcore_combfilt
Comb section
Input Pins: din, c, ce
Output Pins: dout
HDL Parameters:
Component_Name: char string which will start with the name “xcore_combfilt”
Input_Width: 2 <= Input_Width <= 32
Pipeline_Stages: order of delay in delayed data of the comb section <= 17
DPRamRegSyn

The Agilent synthesizable DSP registered, dual port RAM component maps to the following HDL component.

Xilinx Core: Registered_DualPort_RAM

Xilinx Technology Library: XC4000, Spartan

\texttt{xcore_dpramreg}

Registered dual port Random Access Memory

Input Pins: a, dptra, d, c, ce, we

Output Pins: dpo

\textbf{HDL Parameters:}

- \texttt{Component\_Name}: char string which will start with the name “xcore_dramreg”
- \texttt{Data\_Width}: \(2 \leq \text{Data\_Width} \leq 31\)
- \texttt{Addr\_Width}: \(4 \leq \text{Data\_Width} \leq 16\)
- \texttt{Depth}: \(\text{depth} \leq 256\)
- \texttt{MemData}: integer
Mapping Components to Xilinx Cores

**DualNCOSyn**

The Agilent synthesizable DSP dual channel NCO component maps to the following HDL component.

**Xilinx Core:** Dual_Channel_Numerically_Controlled_Oscillator

**Xilinx Technology Library:** XC4000, Spartan, Virtex

- `xcore_dnco`
  - Dual channel numerically controlled oscillator
  - **Input Pins:** phase_inc, c, load, clr
  - **Output Pins:** ampi, ampq

**HDL Parameters:**

- **Component_Name:** char string which will start with the name “xcore_dnco”
- **Phase_Width:** 3 <= Phase_Width <= 10
- **Acc_Width:** 3 <= Acc_Width <= 30
- **Inc_Width:** 3 <= Inc_Width <= 30
- **Amp_Width:** 4 <= Amp_Width <= 16
FIRSyn
The Agilent synthesizable DSP parallel FIR filter component maps to the following HDL component.

Xilinx Core: PDA_FIR_Filter
Xilinx Technology Library: XC4000, Spartan

\textit{xcore\_fir}
General FIR filter (parallel)
Input Pins: data\_in, ck
Output Pins: data\_out, c\_d\_o

**HDL Parameters:**
Component Name: char string which will start with the name “xcore\_fir”
Input Width: 4 \leq \text{Input Width} \leq 16
Coeff Width: 4 \leq \text{Coeff Width} \leq 24
Num Taps: 2 \leq \text{Num Taps} \leq 10
Output Width: integer
Cascade Mode: true or false
Signed Input Data: true or false
Coeff data: integer
Mapping Components to Xilinx Cores

**FixedGainSyn**

The Agilent synthesizable DSP fixed gain component maps to the following HDL component.

Xilinx Core: Constant Coefficient Multiplier

Xilinx Technology Library: XC4000, Spartan

```markdown
xcore_fgain
Fixed gain
Input Pins: a
Output Pins: prod
HDL Parameters:
Component_Name: char string which will start with the name “xcore_fgain”
A_Width: 4 <= A_Width <= 32
Coefficient_Width: 2 <=
Coefficient_Width <= 26
Signed_Input_Data: True or False
Signed_Coefficient: True or False
Coefficient: Integer
```
IntegratorSyn

The Agilent synthesizable DSP integrator component maps to the following HDL component.

Xilinx Core: Integrator
Xilinx Technology Library: XC4000, Spartan

    xcore_intg
    Integrator
    Input Pins: b, c, ce, l
    Output Pins: s
    HDL Parameters:
    Component_Name: char string which will start with the name “xcore_intg”
    Input_Width: 2 <= Input_Width <= 32
    Output_Width: 2 <= Output_Width <= 64
Mapping Components to Xilinx Cores

**MultRegSyn**

The Agilent synthesizable DSP parallel multiplier component maps to the following HDL component.

**Xilinx Core: Parallel Multiplier Area-Optimized**

**Xilinx Technology Library: XC4000, Spartan**

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>Input Pins</th>
<th>Output Pins</th>
<th>HDL Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>xcore_mult</td>
<td>Parallel multiplier (unsigned)</td>
<td>a, b, c, ce</td>
<td>prod</td>
<td>Component_Name: char string which will start with the name “xcore_mult”</td>
</tr>
<tr>
<td></td>
<td></td>
<td>A_Width: 6 &lt;= A_Width &lt;= 32</td>
<td></td>
<td>A_Width: 6 &lt;= A_Width &lt;= 32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>B_Width: 6 &lt;= B_Width &lt;= 32</td>
<td></td>
<td>B_Width: 6 &lt;= B_Width &lt;= 32</td>
</tr>
<tr>
<td>xcore_mult</td>
<td>Parallel multiplier (signed)</td>
<td>a, b, c, ce</td>
<td>prod</td>
<td>Component_Name: char string which will start with the name “xcore_mults”</td>
</tr>
<tr>
<td></td>
<td></td>
<td>A_Width: 6 &lt;= A_Width &lt;= 32</td>
<td></td>
<td>A_Width: 6 &lt;= A_Width &lt;= 32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>B_Width: 6 &lt;= B_Width &lt;= 32</td>
<td></td>
<td>B_Width: 6 &lt;= B_Width &lt;= 32</td>
</tr>
<tr>
<td>xcore_mult</td>
<td>Parallel multiplier (unsigned, wrap around, truncate)</td>
<td>a, b, c, ce</td>
<td>prod</td>
<td>Component_Name: char string which will start with the name “xcore_multwt”</td>
</tr>
<tr>
<td></td>
<td></td>
<td>A_Width: 6 &lt;= A_Width &lt;= 32</td>
<td></td>
<td>A_Width: 6 &lt;= A_Width &lt;= 32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>B_Width: 6 &lt;= B_Width &lt;= 32</td>
<td></td>
<td>B_Width: 6 &lt;= B_Width &lt;= 32</td>
</tr>
<tr>
<td>xcore_mult</td>
<td>Parallel multiplier (signed, wrap around, truncate)</td>
<td>a, b, c, ce</td>
<td>prod</td>
<td>Component_Name: char string which will start with the name “xcore_multwts”</td>
</tr>
<tr>
<td></td>
<td></td>
<td>A_Width: 6 &lt;= A_Width &lt;= 32</td>
<td></td>
<td>A_Width: 6 &lt;= A_Width &lt;= 32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>B_Width: 6 &lt;= B_Width &lt;= 32</td>
<td></td>
<td>B_Width: 6 &lt;= B_Width &lt;= 32</td>
</tr>
</tbody>
</table>
Mux2Syn

The Agilent synthesizable DSP two input multiplexer component maps to the following HDL component.

Xilinx Core: 2-1 Multiplexer

Xilinx Technology Library: XC4000, Spartan

\begin{verbatim}
xcore_mux2
Two input multiplexer
Input Pins: d0, d1, s0
Output Pins: O
HDL Parameters:
Component_Name: char string which will
start with the name “xcore_mux2”
Port_Width: 2 <= Port_Width <= 32
\end{verbatim}
Mapping Components to Xilinx Cores

**Mux3Syn**

The Agilent synthesizable DSP three input multiplexer component maps to the following HDL component.

Xilinx Core: 3-1_Multiplexer

Xilinx Technology Library: XC4000, Spartan

```plaintext
xcore_mux3
Three input multiplexer
Input Pins: d0, d1, d2, s0, s1
Output Pins: O
HDL Parameters:
Component_Name: char string which will start with the name "xcore_mux3"
Port_Width: 2 <= Port_Width <= 32
```
Mux4Syn

The Agilent synthesizable DSP four input multiplexer component maps to the following HDL component.

Xilinx Core: 4-1_Multiplexer

Xilinx Technology Library: XC4000, Spartan

```text
xcore_mux4
Four input multiplexer
Input Pins: d0, d1, d2, d3, s0, s1
Output Pins: O
HDL Parameters:
Component_Name: char string which will start with the name “xcore_mux4”
Port_Width: 2 <= Port_Width <= 32
```
NCOSyn

The Agilent synthesizable DSP NCO component maps to the following HDL component.

Xilinx Core: Numerically_Controlled_Oscillator
Xilinx Technology Library: XC4000, Spartan, Virtex

\[ \text{xcore\_nco} \]

Numerically controlled oscillator
Input Pins: phase\_inc, c, load, cntrl, clr
Output Pins: amp

HDL Parameters:
Component Name: char string which will start with the name "xcore\_nco"
Phase Width: 3 <= Phase\_Width <= 10
Acc Width: 3 <= Acc\_Width <= 30
Inc Width: 3 <= Inc\_Width <= 30
Amp Width: 4 <= Inc\_Width <= 16
RamRegSyn

The Agilent synthesizable DSP registered, single port RAM component maps to the following HDL component.

Xilinx Core: Registered_SinglePort_RAM

Xilinx Technology Library: XC4000, Spartan

\textcode{xcore\_ramreg}

Registered single port Random Access Memory

Input Pins: a, d, c, ce, we

Output Pins: q

HDL Parameters:

- Component\_Name: char string which will start with the name \textcode{xcore\_ramreg}"
- Data\_Width: 2 \leq Data\_Width \leq 31
- Addr\_Width: 4 \leq Data\_Width \leq 16
- Depth: depth \leq 256
- MemData: integer
RomRegSyn
The Agilent synthesizable DSP registered ROM component maps to the following HDL component.

Xilinx Core: Registered_ROM
Xilinx Technology Library: XC4000, Spartan

\texttt{xcore\_romreg}
\begin{itemize}
  \item Registered Read Only Memory
  \item Input Pins: a, c, ce, clr
  \item Output Pins: q
\end{itemize}

\textbf{HDL Parameters:}
\begin{itemize}
  \item Component\_Name: char string which will start with the name “xcore\_romreg”
  \item Data\_Width: 2 \leq Data\_Width \leq 31
  \item Addr\_Width: 4 \leq Data\_Width \leq 16
  \item Depth: depth \leq 256
  \item MemData: integer
\end{itemize}
SerialFIRSyn

The Agilent synthesizable DSP serial FIR filter component maps to the following HDL component.

Xilinx Core: SDA_FIR_Filter

Xilinx Technology Library: XC4000, Spartan

xcore_sfir
General FIR filter (serial)
Input Pins: data, ck, nd,
Output Pins: rfd, rdy, rslt

HDL Parameters:
Component_Name: char string which will start with the name “xcore_sfir”
Input_Width: 4 <= Input_Width <= 32
Coef_Width: 4 <= Coef_Width <= 24
Num_Taps: 6 <= Num_Taps <= 40 if non-symmetric; 6 <= Num_Taps <= 80 if symmetric
Output_Width: 2 <= Output_Width <= 31
Signed_Input_Data: true or false
Coefdata: integer
Mapping Components to Xilinx Cores

**SineCosSyn**

The Agilent synthesizable DSP sine-cosine look-up table component maps to the following HDL component.

Xilinx Core: Sine-Cosine Look-Up Table

Xilinx Technology Library: XC4000, Spartan, Virtex

```
xcore_sinecos
Sine-cosine look-up table
Input Pins: theta, c, cntrl, clr
Output Pins: dout
HDL Parameters:
Component_Name: char string which will start with the name “xcore_sinecos”
Phase_Width: 3 <= Phase_Width <= 10
Out_Width: 4 <= Out_Width <= 16
```
SubRegSyn

The Agilent synthesizable DSP registered subtracter component maps to the following HDL component.

Xilinx Core: Registered Subtracter

Xilinx Technology Library: XC4000, Spartan

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>Input Pins</th>
<th>Output Pins</th>
<th>HDL Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>xcore_sub</td>
<td>Registered subtracter (unsigned)</td>
<td>a, b, c, ce, clr, ci</td>
<td>s</td>
<td>Component_Name: char string which will start with the name “xcore_sub”</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Input_Width: 2 &lt;= Input_Width &lt;= 32</td>
</tr>
<tr>
<td>xcore_sub</td>
<td>Registered subtracter (signed)</td>
<td>a, b, c, ce, clr, ci</td>
<td>s</td>
<td>Component_Name: char string which will start with the name “xcore_sub”</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Input_Width: 2 &lt;= Input_Width &lt;= 32</td>
</tr>
<tr>
<td>xcore_subwt</td>
<td>Registered subtracter (unsigned, wrap around, truncate)</td>
<td>a, b, c, ce, clr, ci</td>
<td>s</td>
<td>Component_Name: char string which will start with the name “xcore_subwt”</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Input_Width: 2 &lt;= Input_Width &lt;= 32</td>
</tr>
<tr>
<td>xcore_subwts</td>
<td>Registered subtracter (signed, wrap around, truncate)</td>
<td>a, b, c, ce, clr, ci</td>
<td>s</td>
<td>Component_Name: char string which will start with the name “xcore_subwts”</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Input_Width: 2 &lt;= Input_Width &lt;= 32</td>
</tr>
</tbody>
</table>
Mapping Components to Xilinx Cores

**SymFIRSyn**

The Agilent synthesizable DSP parallel symmetric FIR filter component maps to the following HDL component.

**Xilinx Core: PDA_FIR_Filter**

**Xilinx Technology Library: XC4000, Spartan**

`xcore_symfir`

Symmetric FIR filter (parallel)

**Input Pins:** data_in, ck, c_d_i

**Output Pins:** data_out, c_d_o, c_m_o

**HDL Parameters:**
- Component_Name: char string which will start with the name “xcore_symfir”
- Input_Width: 4 <= Input_Width <= 16
- Coef_Width: 4 <= Coef_Width <= 24
- Num_Taps: 2 <= Num_Taps <= 20
- Output_Width: integer
- CascadeMode: true or false
- Signed_Input_Data: true or false
- CoefData: integer
- Antisymmetry: true or false
Chapter 7: Command Reference

DSP Synthesis

File Menu
File history is displayed at the bottom of the File menu. It enables you to open any of the last four designs that were opened. This number is configurable with the variable FILE_OPEN_HISTORY_DISP in the dsynthesis.cfg file.

Open Synthesis File
Open an existing synthesis file.

Close Synthesis File
Close the active synthesis file.

Save
Save any changes made to the active synthesis file.

Save As
Save a copy of the active synthesis file using a different name or location.

Print
Print the specifications of the design space options listed in the DSP Synthesis window.

Print Setup
Specify the printer options for printing the contents of the DSP Synthesis window.

Import
Specify the design file you wish to import for synthesis.
Command Reference

**New Project**
Create a new project for your synthesis tasks.

**Open Project**
Open an existing project to work on your synthesis tasks.

**Delete Project**
Specify the project you wish to delete.

**Synthesis File List**
Select any of the synthesis files currently in memory to make it the active file.

**Exit**
Exit DSP Synthesis.

**Design Menu**

**New Specification**
Define the library, components, and design specifications for the current design.

**Generate HDL**
Specify options to generate HDL output for the selected behavioral design.

**Generate RTL**
Specify options to generate RTL HDL output for the selected behavioral design.

**Fine Estimation**
Begin the process of fine estimation or further exploration of the selected design space options.

**Synthesis**
Synthesize the selected design space option.
Synthesis Wizard
Launch the built-in synthesis wizard to guide you through the process of defining the library, components, and design specifications for synthesizing a design space option.

Timing Analysis
Display the Timing Analysis report for the synthesized design.

Deselect All
Deselect all the currently selected design space options.

Delete Selected
Delete the selected design space options.

Delete Group Selected
Enter a mode that enables you to select more than two design options for deletion.

Delete All
Delete all the displayed design space options.

Deleted Estimated
Delete all the estimated design space options.

Deleted Synthesized
Delete all the synthesized design space options.

Delete Pipeline
Delete all the pipelined design space options.

Delete Non-Pipeline
Delete all the non-pipelined design space options.
Delete All But Recommended
Delete all design space options except those that are recommended.

Options Menu

Hot Key/Toolbar Configuration
Modify the hot key assignments for the keyboard and the toolbar buttons. “Hot keys” are keyboard sequences you use to initiate commonly performed tasks.

Command Line
Enter or display text commands used to execute tasks in the design space exploration, synthesis, and HDL output of a design.

Library Browser
Browse through the parts available within each library and display the HDL code for each part.

View Menu

Ascending Order
Display the design space options using an ascending order for the attribute by which they are sorted. For example, if the options are sorted by their latency, this command will further sort them in an ascending order based upon their latency values.

Descending Order
Display the design space options using a descending order for the attribute by which they are sorted. For example, if the options are sorted by their latency, this command will further sort them in a descending order based upon their latency values.

Master Clock Period
Sort the design space options based upon the values of their master clock period attribute.
Area
Sort the design space options based upon the values of their area attribute.

Thruput
Sort the design space options based upon the values of their thruput attribute.

Latency
Sort the design space options based upon the values of their latency attribute.

All
Display all the design space options.

Synthesized
Display only the synthesized design space options.

Pipeline
Display only the pipeline design space options.

Non-Pipeline
Display only the non-pipeline design space options.

All But Recommended
Display only those design space options that are not recommended.

Recommended
Display only the recommended design space options.

Gantt Chart
Display a Gantt chart of the instructions executed for the selected design space option.
Command Reference

**Specification/Details**
Display the library, component, and design details for the selected design space option. If the option has been synthesized, a synthesis summary is also displayed.

**Toolbar**
Display or hide the toolbar and its buttons.

**Tools Menu**

**Start Adaptive Waveform Comparator**
Launch Adaptive Waveform Comparator.

**Start Model Technology**
Launch the HDL simulator.

**Start Advanced Design System**
Launch Advanced Design System.

**Help Menu**

**What's This?**
Displays context-sensitive help for a menu, command, button, or control that is selected subsequently.

**Topics and Index**
Provides access to a brief list of topics for each product area, as well as access to an index of topics in all product areas.

**Agilent EEs of Web Resources**
Launches the browser (Netscape by default) which enables you to access documentation and other information.
About DSP Synthesis
Displays version, copyright, and technical support information.

Set HDL Generator Mode Icon
Toggles the available functionality between the full DSP Synthesis and the HDL Generator mode.

Adaptive Waveform Comparator

File Menu

New
Begin a new waveform comparison.

Open
Open an existing waveform comparison setup.

Save
Save a waveform comparison setup.

Save As
Save a copy of a waveform comparison setup.

Exit
Exit Adaptive Waveform Comparator.

Compare Menu

Input
Specify the input data as the first step in comparing two waveforms.
Command Reference

**Output**
Specify the output options.

**Wave Adjustment**
Define the transformations, if any, you wish to perform before comparing the waveforms.

**Compare Trigger**
Define the triggers that mark regions of the waveforms to be compared.

**Compare Type**
Define the criteria to be used for performing the comparison.

**Compare Now**
Begin the comparison process.

**Help Menu**

**Describe This Tab**
Displays context-sensitive help for the options available within the currently displayed tab.

**Topics and Index**
Provides access to a brief list of topics for each product area, as well as access to an index of topics in all product areas.

**Agilent EEsof Web Resources**
Launches the browser (Netscape by default) which enables you to access documentation and other information.

**About Adaptive Waveform Comparator**
Displays version, copyright, and technical support information.
Index

A
AbsSyn component mapping to HDL, 5-4
AddSyn component mapping to HDL, 5-8, 5-12, 5-16
AEL
  comparison functions, 4-9
  input functions for waveform comparison, 4-7
  trigger functions for waveform comparison, 4-8
AndSyn component mapping to HDL, 5-37, 5-40
area, estimating for synthesis, 3-12
arithmetic operators, mapping to HDL components, 5-3

B
BarShiftSyn component mapping to HDL, 5-29
behavioral synthesis
  component parameter extraction, 3-11
  component parameter optimization, 3-11
  control wiring area, 3-14
datapath area, 3-13
defining design specifications, 2-6
design abstraction, 3-11
displaying Gantt chart, 3-9
estimating area, 3-12
estimating resources, 2-26
example, 2-2
fine estimating resources, 2-29
generating HDL, 3-1
interpreting results, 3-11
mapping components, 2-26, 5-1
mapping libraries, 2-21
optimization overview, 2-4
optimized hardware implementation, 2-3
output options, 3-1
overview, 2-1
printing specifications, 3-8
selecting libraries, 2-20
sharing resources, 2-30
simple hardware implementation, 2-3
synthesizing designs, 2-31

bit manipulation operators, mapping to HDL components, 5-28
BitFillSyn component mapping to HDL, 5-64, 5-69, 5-72
BufferSyn component mapping to HDL, 5-39
Bus8MergeSyn component mapping to HDL, 5-66
Bus8RipSyn component mapping to HDL, 5-68
BusMergeSyn component mapping to HDL, 5-65
BusRipSyn component mapping to HDL, 5-67

C
clock periods, effects of, 2-16
Comp6Syn component mapping to HDL, 5-21
component parameter extraction, in synthesis, 3-11
component parameter optimization, in synthesis, 3-11
components, mapping for synthesis, 2-26, 5-1
CompSyn component mapping to HDL, 5-20
ConstSyn component mapping to HDL, 5-22
design abstraction, in synthesis, 3-11
control logic operators, mapping to HDL components, 5-31
croping area, estimating for synthesis, 3-14
CountCombSyn component mapping to HDL, 5-48
CounterSyn component mapping to HDL, 5-49

D
datapath area, estimating for synthesis, 3-13
design abstraction, in synthesis, 3-11
design specifications, defining for synthesis, 2-6
design styles, non-pipelined, 2-15
design styles, pipelined, 2-15
design styles, using for synthesis, 2-14
designs, synthesizing, 2-31
display options for synthesis, 3-1
DPRamSyn component mapping to HDL, 5-71
DSP Synthesis
  behavioral synthesis, example, 2-2
  behavioral synthesis, optimized hardware implementation, 2-3
  behavioral synthesis, overview, 2-1
  behavioral synthesis, simple hardware implementation, 2-3
  clock periods, 2-16
  closing files, 1-6
  component parameter extraction, 3-11
  component parameter optimization, 3-11
  control wiring area, 3-14
  copying files, 1-6
  datapath area, 3-13
  defining design specifications, 2-6
  design abstraction, 3-11
  displaying Gantt chart, 3-9
  estimating area, 3-12
  estimating resources, 2-26
  fine estimating resources, 2-29
  generating HDL, 3-1
  hardware implementation choices, 1-2
  importing files, 1-4
  importing schematics, 1-4
  interpreting results, 3-11
  launching, 1-2
  mapping components, 2-26, 5-1
  mapping libraries, 2-21
  non-pipelined design, 2-15
  opening files, 1-5
  optimization, overview, 2-4
  output options, 3-1
  pipelined design, 2-15
  printing specifications, 3-8
  saving changes, 1-5
  selecting libraries, 2-20
  sharing resources, 2-30
  synthesizing designs, 2-31
  task flow, 1-1
  using design styles, 2-14
  using wizard, 2-5
  using, overview, 2-5

G
  GainSyn component mapping to HDL, 5-23
  Gantt chart, displaying after synthesis, 3-9
  general logic operators, mapping to HDL components, 5-36

H
  hardware implementation choices in DSP Synthesis, 1-2
  HDL
    arithmetic operators mapped, 5-3
    bit manipulation operators mapped, 5-28
    compiling Verilog code, 3-6
    compiling VHDL code, 3-7
    control logic operators mapped, 5-31
    defining specifications for synthesis, 3-2
    general logic operators mapped, 5-36
    generating after synthesis, 3-1
    generating RTL code, 3-8
    miscellaneous operators mapped, 5-63
    preparing for Verilog simulation, 3-4
    preparing for VHDL simulation, 3-5
    selecting options for synthesis, 3-3
    sequential logic operators mapped, 5-47

I
  input data
    adjusting for comparison, 4-1
    processing for comparison, 4-3
    specifying for comparison, 4-2

L
  LCounterSyn component mapping to HDL, 5-50
  libraries
    mapping for synthesis, 2-21
    selecting for synthesis, 2-20

M
  macros
    using for design automation, 1-6
    miscellaneous operators, mapping to HDL components, 5-63

F
  files
    closing, 1-6
MultSyn component mapping to HDL, 5-24
MuxSyn component mapping to HDL, 5-32, 5-33, 5-34, 5-35

O
optimization, overview for synthesis, 2-4
OrSyn component mapping to HDL, 5-42, 5-43
output
defining HDL specifications, 3-2
displaying Gantt chart, 3-9
generating HDL, 3-1
generating RTL code, 3-8
interpreting results, 3-11
options for synthesis, 3-1
printing synthesis report, 3-8
selecting HDL options, 3-3

P
projects
creating new, 1-3
opening existing, 1-3
using for design tasks, 1-3

R
RamSyn component mapping to HDL, 5-73
RegSyn component mapping to HDL, 5-51
report, printing synthesis specifications, 3-8
resources
estimating for synthesis, 2-26
fine estimating for synthesis, 2-29
sharing for synthesis, 2-30
results, interpreting after synthesis, 3-11
RomSyn component mapping to HDL, 5-74, 5-75, 5-76, 5-77
RTL code, generating, 3-8

S
schematics
importing into DSP Synthesis, 1-4
sequential logic operators, mapping to HDL components, 5-47
ShiftRegPPSyn component mapping to HDL, 5-53
ShiftRegPSSyn component mapping to HDL, 5-54
ShiftRegSPSyn component mapping to HDL, 5-55
specifications, defining for synthesis, 2-6
synthesis
behavioral, example of, 2-2
behavioral, overview, 2-1
clock periods, 2-16
component parameter extraction, 3-11
component parameter optimization, 3-11
control wiring area, 3-14
datapath area, 3-13
defining design specifications, 2-6
defining design styles, 2-14
design abstraction, 3-11
displaying Gantt chart, 3-9
estimating area, 3-12
estimating resources, 2-26
fine estimating resources, 2-29
generating HDL, 3-1
interpreting results, 3-11
mapping components, 2-26, 5-1
mapping libraries, 2-21
non-pipelined design, 2-15
optimization, overview, 2-4
optimized hardware implementation, 2-3
output options, 3-1
pipelined design, 2-15
printing specifications, 3-8
selecting libraries, 2-20
sharing resources, 2-30
simple hardware implementation, 2-3
synthesizing designs, 2-31
using wizard, 2-5

V
Verilog
compiling code, 3-6
preparing for simulation, 3-4
VHDL
compiling code, 3-7
preparing for simulation, 3-5

W
waveforms
comparing, 4-1
comparison AEL functions, 4-9
custom comparison options, 4-1
defining criteria for comparison, 4-5
defining regions for comparison, 4-4
generating comparison results, 4-6
input AEL functions for comparison, 4-7
processing input data for comparison, 4-3
specifying input data for comparison, 4-2
trigger AEL functions for comparison, 4-8
wizard, using for synthesis, 2-5

X
XorSyn component mapping to HDL, 5-45, 5-46