Figure 1. FPGA dynamic probe for Xilinx used in conjunction with a Keysight InfiniiVision 6000, 7000, or 4000 or 6000 X-Series MSO provides an effective solution for simple through complex debugging of systems incorporating Xilinx FPGAs.
The challenge

You rely on the insight a MSO (mixed-signal oscilloscope) provides to understand the behavior of your FPGA in the context of the surrounding system. Design engineers typically take advantage of the programmability of the FPGA to route internal nodes to a small number of physical pins for debugging. While this approach is very useful, it has significant limitations.

- Since pins on the FPGA are typically an expensive resource, there are a relatively small number available for debug. This limits internal visibility (i.e. one pin is required for each internal signal to be probed).
- When you need to access different internal signals, you must change your design to route these signals to the available pins. This can be time consuming and can affect the timing of your FPGA design.
- Finally, the process required to map the signal names from your FPGA design to the MSO digital channel labels is manual and tedious.
- When new signals are routed out, you need to manually update these signal names on the MSO, which takes additional time and is a potential source of confusing errors.
DEBUG YOUR FPGAS FASTER AND MORE EFFECTIVELY WITH A MSO

A better way

Collaborative development between Keysight Technologies, Inc. and Xilinx have produced a faster and more effective way to use your MSO to debug FPGAs and the surrounding system. The Keysight FPGA dynamic probe, used in conjunction with a Keysight MSO, provides the most effective solution for simple through complex debugging.

View internal activity

With the digital channels on your MSO, you are normally limited to measuring signals at the periphery of the FPGA. With the FPGA dynamic probe, you can now access signals internal to the FPGA. You can measure up to 64 internal signals for each external pin dedicated to debug, unlocking visibility into your design that you never had before.

Make multiple measurements in seconds

Moving probe points internal to an FPGA used to be time consuming. Now, in less than a second, you can easily measure different sets of internal signals without design changes. FPGA timing stays constant when you select new sets of internal signals for probing.

Leverage the work you did in your design environment

The FPGA dynamic probe maps internal signal names from your FPGA design tool to your Keysight MSO. Eliminate unintentional mistakes and save hours of time with this automatic setup of signal and bus names on your MSO.

Figure 3. Access up to 64 internal signals for each debug pin. Signal banks all have identical width (1 to 128 signals wide) determined by the number of device pins you devote for debug. Each pin provides sequential access to one signal from every input bank.
A Quick Tour of the Application

Design step 1: Create the ATC2 core

Use Xilinx Core Inserter or EDK to select your ATC2 parameters and to create a debug core that best matches your development needs. Parameters include number of pins, number of signal banks, the type of measurement (state or timing), and other ATC2 attributes.

Design step 2: Select groups of signals to probe

Specify banks of internal signals that are potential candidates for MSO measurements (using Xilinx Core Inserter or EDK).

Activate FPGA dynamic probe for Xilinx

The FPGA dynamic probe application allows you to control the ATC2 core and set up the MSO for the desired measurements. This application runs on a PC.
A Quick Tour of the Application (Continued)

Connect your MSO to your PC

From FPGA dynamic probe application software, specify the communication link between your PC and MSO.

Measurement setup step 1:
Establish a connection between the PC and the ATC2 core

The FPGA dynamic probe application establishes a connection between the PC and a Xilinx cable. It also determines what devices are on the JTAG scan chain and lets you pick which one you wish to communicate with. Core and device names are user definable.

Measurement setup step 2:
Map FPGA pins

Quickly specify how the FPGA pins (the signal outputs of ATC2) are connected to your MSO. Select your probe type and rapidly provide the information needed for the MSO to automatically track names of signals routed through the ATC2 core.
A Quick Tour of the Application (Continued)

For ATC2 cores with auto setup enabled, each pin of the ATC2 core, one at a time, produces a unique stimulus pattern. The instrument looks for this unique pattern on any of its acquisition channels. When the instrument finds the pattern, it associates that instrument channel with the ATC2 output pin producing it. It then repeats the process for each of the remaining output pins eliminating the need to manually enter probe layout information.

Measurement setup step 3: Import signal names

Tired of manually entering bus and signal names on your MSO? The FPGA dynamic probe application reads a .cdc file produced by Xilinx Core Inserter. The names of signals you measure will now automatically show on your MSO digital channel labels.

Setup complete: Make measurements

Quickly change which signal bank is routed to the MSO. A single mouse click tells the ATC2 core to switch to the newly specified signal bank without any impact to the timing of your design. To make measurements throughout your FPGA, change signal banks as often as needed. User-definable signal bank names make it straightforward to select a part of your design to measure.
A Quick Tour of the Application (Continued)

Triggering on valid states
MSOs incorporate logic state triggering for triggering on specific states. Set up a valid state trigger by specifying the clock edge and the desired bus/signal pattern. Because the ATC2 core outputs both the clock signal and bus values, triggering on the combination ensures your state trigger is valid—even though the digital channels are sampling asynchronously. Track valid states by measuring the bus value on each falling clock edge for image shown.

Automatic bus groupings
InfiniiVision MSOs include up to 2 bus groupings. Contiguous signal names are automatically grouped and displayed as buses. Bus values can be displayed as HEX or binary values. Additional signals are shown using independent waveforms.

Correlate internal FPGA activity with external measurements
View internal FPGA activity and time-correlate internal FPGA measurements with external analog and digital events in the surrounding system. FPGA Dynamic Probe unlocks the power of the MSO for system-level debug with FPGAs.
## Specifications and Characteristics

<table>
<thead>
<tr>
<th>Supported oscilloscopes</th>
<th>InfiniiVision 6000 and 7000 Series, and 4000 and 6000 X-Series MSOs</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSO digital channels</td>
<td>16</td>
</tr>
<tr>
<td>Bus groupings</td>
<td>Up to 2, each with 6 character labels</td>
</tr>
<tr>
<td>Triggering capabilities</td>
<td>Determined by MSO, all have state triggering</td>
</tr>
<tr>
<td>Supported Xilinx FPGA families</td>
<td>Zynq-7000/7000Q, Artix-7/7Q, Kintex-7/7Q, Virtex-7/7Q, Virtex-6/6Q, Virtex-5/5Q/5QV, Virtex-4/4Q/4QV, Spartan-6/6Q, Spartan-3A, 3AN, and 3E</td>
</tr>
<tr>
<td>Supported Xilinx cables (required)</td>
<td>Platform Cable USB, Platform cable II</td>
</tr>
<tr>
<td>Supported probing mechanisms</td>
<td>Soft touch (34-channel and 17-channel), Mictor, Samtec, Flying lead, 6000 and 7000 Series MSOs come standard with a 40 pin probe cable and flying leads. Cables and probing for Mictor, soft touch, or Samtec probing must be purchased separately.</td>
</tr>
</tbody>
</table>

### Keysight trace core characteristics

<table>
<thead>
<tr>
<th>Number of output signals</th>
<th>User definable: Clock line plus 4 to 128 signals in 1 signal increments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signal banks</td>
<td>User definable: 1, 2, 4, 8, 16, 32, or 64</td>
</tr>
<tr>
<td>Modes</td>
<td>State (synchronous) or timing (asynchronous) mode</td>
</tr>
<tr>
<td>FPGA resource consumption</td>
<td>Approximately 1 slice required per input signal to ATC2 Core Consumes no BUFGs, DCM or Block RAM resources. See resource calculator at <a href="http://www.keysight.com/find/fpga">www.keysight.com/find/fpga</a></td>
</tr>
<tr>
<td>Features with application</td>
<td>Mouse-click bank select, graphical pin mapping, cdc signal name import, auto-pin mapping, and ATC2 &quot;always on&quot; option</td>
</tr>
</tbody>
</table>

### Compatible design tools

<table>
<thead>
<tr>
<th>ISE 1 ChipScope Pro version</th>
<th>Keysight MSO FPGA dynamic probe SW version</th>
</tr>
</thead>
<tbody>
<tr>
<td>14.3 or greater</td>
<td>2.60 or greater</td>
</tr>
<tr>
<td>Vivado</td>
<td>Designs using Vivado not currently supported</td>
</tr>
<tr>
<td>Synthesis</td>
<td>Core Inserter produces ATC2 cores post-synthesis (pre-place and route) making the cores synthesis independent. ATC2 cores produced by Core Generator are compatible with:</td>
</tr>
<tr>
<td></td>
<td>- Exemplar Leonardo Spectrum</td>
</tr>
<tr>
<td></td>
<td>- Synopsys Design Compiler</td>
</tr>
<tr>
<td></td>
<td>- Synopsys Design Compiler II</td>
</tr>
<tr>
<td></td>
<td>- Synopsys FPGA Express</td>
</tr>
<tr>
<td></td>
<td>- Synplicity Synplify</td>
</tr>
<tr>
<td></td>
<td>- Xilinx XST</td>
</tr>
</tbody>
</table>

Additional information available via the Internet:
Ordering Information

<table>
<thead>
<tr>
<th>Ordering information</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>N5405A</td>
<td>FPGA dynamic probe for 6000 or 7000 MSOs</td>
</tr>
<tr>
<td>– Option 001</td>
<td>Entitlement certificate for perpetual node-locked license locked to oscilloscope</td>
</tr>
<tr>
<td>DSOX4FPGAX</td>
<td>Dynamic probe for 4000 X-Series MSOs</td>
</tr>
<tr>
<td>DSOX6FPGAX</td>
<td>Dynamic probe for 6000 X-Series MSOs</td>
</tr>
</tbody>
</table>

Product web site

For the most up-to-date and complete application and product information, please visit our product Web site at: [www.keysight.com/find/oscilloscope](http://www.keysight.com/find/oscilloscope).
AdvancedTCA® Extensions for Instrumentation and Test (AXIe) is an open standard that extends the AdvancedTCA for general purpose and semiconductor test. Keysight is a founding member of the AXIe consortium. ATCA®, AdvancedTCA®, and the ATCA logo are registered US trademarks of the PCI Industrial Computer Manufacturers Group.

LAN eXtensions for Instruments puts the power of Ethernet and the Web inside your test systems. Keysight is a founding member of the LXI consortium.

PCI eXtensions for Instrumentation (PXI) modular instrumentation delivers a rugged, PC-based high-performance measurement and automation system.
Evolving Since 1939

Our unique combination of hardware, software, services, and people can help you reach your next breakthrough. We are unlocking the future of technology. From Hewlett-Packard to Agilent to Keysight.

myKeysight
www.keysight.com/find/mykeysight
A personalized view into the information most relevant to you.

http://www.keysight.com/find/emt_product_registration
Register your products to get up-to-date product information and find warranty information.

Keysight Services
www.keysight.com/find/service
Keysight Services can help from acquisition to renewal across your instrument’s lifecycle. Our comprehensive service offerings—one-stop calibration, repair, asset management, technology refresh, consulting, training and more—helps you improve product quality and lower costs.

Keysight Assurance Plans
www.keysight.com/find/AssurancePlans
Up to ten years of protection and no budgetary surprises to ensure your instruments are operating to specification, so you can rely on accurate measurements.

Keysight Channel Partners
www.keysight.com/find/channelpartners
Get the best of both worlds: Keysight’s measurement expertise and product breadth, combined with channel partner convenience.

For more information on Keysight Technologies’ products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

Americas
Canada (877) 894 4414
Brazil 55 11 3351 7010
Mexico 001 800 254 2440
United States (800) 829 4444

Asia Pacific
Australia 1 800 629 485
China 800 810 0189
Hong Kong 800 938 693
India 1 800 11 2626
Japan 0120 (421) 345
Korea 080 769 0800
Malaysia 1 800 888 848
Singapore 1 800 375 8100
Taiwan 0800 047 866
Other AP Countries (65) 6375 8100

Europe & Middle East
Austria 0800 001122
Belgium 0800 58580
Finland 0800 523252
France 0805 980333
Germany 0800 6270999
Ireland 1800 832700
Israel 1 809 343051
Italy 800 599100
Luxembourg +32 800 58580
Netherlands 0800 0233200
Russia 8800 5093286
Spain 800 000154
Sweden 0200 892255
Switzerland 0800 805363
United Kingdom 0800 0260637

For other unlisted countries:
www.keysight.com/find/contactus (BP-9-7-17)

DEKRA Certified
ISO 9001:2015 Quality Management System

www.keysight.com/go/quality
Keysight Technologies, Inc.
DEKRA Certified ISO 9001:2015 Quality Management System

This information is subject to change without notice.
© Keysight Technologies, 2017
Published in USA, December 1, 2017
5989-5965EN
www.keysight.com