Keysight Technologies
Making Accurate Measurements on GDDR5 Memory Systems

Application note
Introduction

Who should read this application note?
Memory designers and test engineers working on high-speed GDDR5 memory buses will find the application note helpful.

GDDR5 (Graphics Double Data Rate, version 5) is a high performance dynamic random-access graphics card memory designed for applications requiring high bandwidth. GDDR5 technology offers higher data rates (up to 4x that of GDDR4) which enables more bandwidth over a narrower memory interface for superior performance. GDDDR5 design innovations and challenges involve working with a reduced size chip, 170 FBGA packages and use of data optimization with data and address bit inversion to improve signal quality. This also reduces the supply noise induced jitter. GDDR5 also adopts jitter control technology which filters high frequency jitter and realigns clock phase when its input duty is distorted. The challenges in physical layer testing and validation requires a true analog bandwidth oscilloscope with low noise floor for making accurate jitter measurement at data rate of 5Gbits/s or higher. Like other DDR memory technology, one of the biggest challenges that many designers face is to separate the read and write cycles to make data eye diagram measurement. This article describes the latest GDDR5 measurement techniques and debug tools available for general troubleshooting purposes and compliance testing. It will focus on the areas in the specifications that require specific and unique capability of a true analog bandwidth oscilloscope.
Accurate forward clock (WCK) jitter measurement with true analog bandwidth oscilloscope

The GDDR5 SGRAM operates from a differential clock CK and CK#. Commands are registered at every rising edge of CK. Addresses are registered at every rising edge of CK and every rising edge of CK#. GDDR5 replaces the pulsed strobes (WDQS & RDQS) used in previous DRAMs such as GDDR4 with a free running differential forwarded clock (WCK/WCK#) with both input and output data registered and driven respectively at both edges of the forwarded WCK.

One of the sources of jitter in a GDDR5 system is the random jitter on WCK to WCK(int) path where the jitter is filtered by a input delay and a clock tree. An analog oscilloscope is the tool of choice to measure the allowable random jitter on WCK input. The dual dirac model method is used to separate the random jitter component. There are two modes applied to the jitter measurement which is the PLL on and PLL off mode with clock data recovery (CDR) capability applied to DRAM reads.

Jitter is defined as the deviation of a signal transition from its ideal time. It closes the data valid window of the read and write data at high speed data rate which causes sampling error and higher bit error rate.

When operating at high date rate such as 5 Gb/s or higher, the data valid window is very small. The noise in the system or crosstalk from adjacent electrical signals or even electromagnetic interference could easily distort the signal integrity which could result in data sampling error. Hence, it is very important to note the performance of the measurement tool used to characterize the GDDR5 system. In this case, the margin of your system could easily be used up by the oscilloscope you use to measure the clock jitter of your GDDR5 system. The error contributed by the oscilloscope affects a great deal of measurement accuracy on your system. Noise and jitter contributed by the oscilloscope reduce the design margin that your system originally has. The system designers go through multiple cycles of engineering effort to maximize the system margin and it is important to use not only a high bandwidth oscilloscope that will support the high speed data rate, it is also key to have the a low noise oscilloscope to make the most accurate measurement to reduce design cycles and ultimately get to market faster.

GDDR5 automated Compliance test

EZJIT+software package to separate RJ/TJ

Figure 1: The 90000X series true analog bandwidth oscilloscope is a tool of choice to separate TJ/RJ measurement with an automated compliance test application with EZJIT+ jitter tool.
Read and Write data separation for eye diagram testing

Read and write data access to the GDDR5 SGRAM are burst oriented; an access starts at a selected location and consists of a total of eight data words. The state flow begins with an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command and the next rising CK# edge are used to select the bank and the row to be accessed. The address bits registered coincident with the READ or WRITE command and the next rising CK# edge are used to select the bank and the column location for the burst access. One of the key challenges that designers faced in memory device debug is separating read and write cycles for data eye diagram testing. In GDDR5, this step is necessary to measure the data valid window. One method to do this is to trigger on a valid command of read or write with a mixed signal oscilloscope. A mixed signal oscilloscope typically has 16 digital channels and 4 analog channels. The digital channels would be connected to CK (clock), RAS (row address), CAS (column address), WE (write enabled) and CS (chip select) buses on a GDDR5 device and the analog channel on the oscilloscope would be connected to DQ (data) to find the correspondent data associated with the read or write command. This method however is pretty tedious when it comes to trying to access a total of 6 signals on the GDDR5 device and especially when there is not enough board space for easy access.

Separate the read and write command with 4 channels of your true analog bandwidth oscilloscope

The most highly recommended way to separate read and write is with using the Keysight Technologies, Inc. InfiniiScan+ tool. This unique tool allows you to trigger on a specific pattern with zone qualify trigger option. We can derive the following conditions from the GDDR5 command truth table:

- Read command: CAS# is low and WE# is high
- Write command: CAS# is low and WE# is low
- Load FIFO, Deselect, Refresh, Self Refresh, PowerDown: CAS# = X (don’t care), WE# = X

<table>
<thead>
<tr>
<th>Operation</th>
<th>Symbol</th>
<th>Previous cycle</th>
<th>Current cycle</th>
<th>CS#</th>
<th>RAS#</th>
<th>CAS#</th>
<th>WE#</th>
</tr>
</thead>
<tbody>
<tr>
<td>DESELECT (NOP)</td>
<td>DES</td>
<td>L</td>
<td>X</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>NO OPERATION (NOP)</td>
<td>NOP</td>
<td>L</td>
<td>X</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>MOOP REGISTER SET</td>
<td>MRS</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>ACTIVE (Select bank &amp; activate row)</td>
<td>ACT</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>READ (Select bank and column, &amp; start burst)</td>
<td>RD</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>READ with Autocharge</td>
<td>RDA</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>Load FIFO</td>
<td>LDFF</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>READ Training</td>
<td>RDR</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>WRITE without Mask (select bank and column, &amp; start burst)</td>
<td>WCM</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>WRITE without Mask with Autocharge</td>
<td>WDMA</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>WRITE with single-byte mask</td>
<td>WSM</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>WRITE with single-byte mask with Autocharge</td>
<td>WSMA</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>WRITE with double-byte mask</td>
<td>WDM</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>WRITE with double-byte mask with Autocharge</td>
<td>WDMA</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>WRITE Training</td>
<td>WRTR</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>PRECHARGE (Deactivate row in bank or banks)</td>
<td>PRE</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>PRECHARGE ALL</td>
<td>PREALL</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>REPESSH</td>
<td>REPH</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>POWER DOWN ENTRY</td>
<td>PDE</td>
<td>L</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>POWER DOWN EXIT</td>
<td>PDX</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SELF REFRESH ENTRY</td>
<td>SRE</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>SELF REFRESH EXIT</td>
<td>SRF</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

Figure 2: GDDR5 command truth table
Here, you would connect CAS#, WE#, WCK and data (DQ) to the analog channels of the oscilloscopes. Clearly a mixed signal oscilloscope is not required because there're enough channels on a standard 4 channel analog oscilloscope. To separate a read from a write cycle, you would need to use hardware trigger on CAS# signal to find the first transition of CAS# from high to low state. Then, turn on InfiniiScan+ and draw the first trigger zone 1 on WE# signal to only trigger when WE# is high. This will omit any trigger on a write command. You can then place zone 2 and zone 3 of InfiniiScan+ on DQ after a certain read latency. Zone 2 and Zone 3 will also eliminate possibilities of triggering on a Load FIFO, Deselect, Refresh, Self Refresh, Power Down because during these command cycles, DQ is either high or in high impedance state.

To separate a write from a read cycle, use hardware trigger to trigger on CAS# transitioning from high to low state and then draw the first zone to trigger on WE# low. You can then place zone 2 and zone 3 of InfiniiScan+ on DQ after certain write latency value.
A successful read or write command separation will allow you to make data valid window measurement. tDIVW in the JEDEC GDDR5 specification defines the time region when input data must be valid for reliable data capture at the receiver for one worst case channel. The measurement will include jitter between data and clock at the latching point. All other additional jitter added into the system before the DRAM pad will need to be measured in the final timing budget along with the PLL/DLL mode and bandwidth. A highest true analog bandwidth oscilloscope will ensure the most accurate representation of the fast edge. The lowest oscilloscope noise floor will get you the most representation of the voltage level for threshold placement and lastly the lowest real time oscilloscope jitter will allow you to maximize your jitter budget on your design and not the oscilloscope.

Write data separation with InfiniiScan

Write data eye diagram

Figure 5: Write data eye diagram measurement after a successful write command separation with unique InfiniiScan+ trigger tool. Highest bandwidth, lowest noise floor and lowest real time oscilloscope jitter with the 90000X series oscilloscope opens up the eye for accurate data valid window measurement.
Summary

As GDDR5 technology reaches higher data rate of 5Gb/s or higher, the signal amplitude and data valid window becomes smaller. The measurement tool that you choose to characterize your system will have a significant impact of your measurement accuracy. How much margin you have on your GDDR5 design is very dependent on how much noise and jitter is your oscilloscope contributing to the design. Many engineers go through several design cycles to improve the margin of the design and this has high implication on efficiency and overall research and development cost. Hence, a true analog bandwidth scope with highest bandwidth, lowest noise floor and lowest jitter measurement floor is highly desirable to ensure higher design margin and faster design compliance for first to market release.

Related literature

<table>
<thead>
<tr>
<th>Publication title</th>
<th>Publication type</th>
<th>Publication number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Infiniium 90000X Series Oscilloscopes</td>
<td>Data sheet</td>
<td>5990-5271EN</td>
</tr>
</tbody>
</table>
Evolving Since 1939

Our unique combination of hardware, software, services, and people can help you reach your next breakthrough. We are unlocking the future of technology. From Hewlett-Packard to Agilent to Keysight.

myKeysight

myKeysight
www.keysight.com/find/mykeysight
A personalized view into the information most relevant to you.

www.keysight.com/find/emt_product_registration
Register your products to get up-to-date product information and find warranty information.

Keysight Services

www.keysight.com/find/service
Keysight Services can help from acquisition to renewal across your instrument’s lifecycle. Our comprehensive service offerings—one-stop calibration, repair, asset management, technology refresh, consulting, training and more—helps you improve product quality and lower costs.

Keysight Assurance Plans

www.keysight.com/find/AssurancePlans
Up to ten years of protection and no budgetary surprises to ensure your instruments are operating to specification, so you can rely on accurate measurements.

Keysight Channel Partners

www.keysight.com/find/channelpartners
Get the best of both worlds: Keysight’s measurement expertise and product breadth, combined with channel partner convenience.

For more information on Keysight Technologies’ products, applications or services, please contact your local Keysight office. The complete list is available at:
www.keysight.com/find/contactus

Americas

Canada
(877) 894 4414
Brazil
55 11 3351 7010
Mexico
001 800 254 2440
United States
(800) 829 4444

Asia Pacific

Australia
1 800 629 485
China
800 810 0189
Hong Kong
800 938 693
India
1 800 11 2626
Japan
0120 (421) 345
Korea
080 769 0800
Malaysia
1 800 898 848
Singapore
1 800 375 8100
Taiwan
0800 047 866
Other AP Countries
(65) 6375 8100

Europe & Middle East

Austria
0800 001122
Belgium
0800 58580
Finland
0800 523252
France
0805 980333
Germany
0800 6270999
Ireland
1800 832700
Israel
1 809 943051
Italy
800 599100
Luxembourg
+32 800 58580
Netherlands
0800 0233200
Russia
8800 5099286
Spain
800 001514
Sweden
0200 882255
Switzerland
0800 805593
Opt. 1 (DE)
Opt. 2 (FR)
Opt. 3 (IT)
United Kingdom
0800 0260637

For other unlisted countries:
www.keysight.com/find/contactus (BP-9-7-17)

www.keysight.com/go/quality
Keysight Technologies, Inc.
DEKRA Certified ISO 9001:2015
Quality Management System

This information is subject to change without notice.
© Keysight Technologies, 2017
Published in USA, December 1, 2017
5990-6130EN
www.keysight.com