Keysight Technologies
Low-Cost DDR3 Decode and Analysis with the 16850 Series Portable Logic Analyzers

Application Note
As embedded systems take on more sophisticated applications, they also require advanced external memory systems, such as DDR3, in order to offer adequate throughput. At times it can be helpful to see memory activity and perform some level of memory analysis in order to properly validate and debug a prototype system. New options now allow this at inexpensive price points compared to previous solutions. New general-purpose, low-cost logic analyzers, like the 16850 Series shown in Figure 1, offer the performance required for such measurements as well as related analysis tools to provide this kind of insight.
To support the goal of reducing the cost of these measurements, the DDR3 decoder in the solution has been modified to work from address and command signals only, thus reducing the total channel count necessary for meaningful measurements. For example, an entry-level 34-channel system can perform DDR3 1333 address and command state (synchronous) measurements and analysis for around $36K. In the past, a logic analyzer solution that could offer these measurements and analysis required a budget of around $100K.

This application note will outline how to make low-cost measurements on DDR3 interfaces and conduct performance analysis and compliance tests to evaluate these memory systems during debug and validation of a digital prototype.

Probing requirements for DDR3 measurements

In order to make real-time measurements on the interface between the DDR3 memory controller and memory devices, it is necessary to probe signals in a way that eliminates significant distortion and instead provides an accurate picture of those signals. A good probing option for designs with embedded memories is a BGA probe, as shown in Figure 2. Address, command, and data signals are intercepted and brought by coaxial ribbon cable to the logic analyzer. DDR3 BGA interposers contain a buried tip resistor to isolate the DRAM system from the logic analyzer probing. This probing scheme is workable to DDR3 rates of up to 2400 Mbit per second. This setup provides plenty of margin for the DDR3 1333 measurements made by the 16850 Series.

Other probing options include the use of either a DIMM interposer or a mid-bus probe. Mid-bus probing involves placing connection pads or a connector somewhere along the PC board memory traces between the IC containing the memory controller and the memory ICs. A probe then touches those pads or it plugs into the connector to get access to the DDR3 signals.
The advantage of a BGA probe is that no special PC board modifications are required other than ensuring there is enough keep out volume (kov) for the probe to fit. In addition, logic analyzers come with setup files for various probes, such as the Keysight Technologies, Inc. W3633A x8 DDR3 probe. The automated logic analyzer setup can be seen in Figure 3. Only 34 logic analyzer channels are required for state (synchronous) measurements, which can drive DDR3 memory analysis tools such as performance analysis and compliance testing.

Figure 3. Logic analyzer automated state setup for x8 DDR3 BGA probe — address and command lines.
One analysis tool that helps designers better understand how their external DDR3 memory is actually behaving is a memory decoder. This software takes raw acquired address and command state signals and converts them into a more easily understood format, as shown in Figure 4. Memory commands like “writes” and “reads” are displayed along with related chip select, bank address, row address, and column address information. Other commands like “activates” and “deselects” are shown. This state-mode trace capture is stored in deep memory so it reflects a significant amount of target activity time. The 16850 Series logic analyzers have a maximum input clock frequency of 700 MHz, which allows the state capture of 667 MHz address and command signals on DDR3 1333 memories.

Table 4: Memory decoder trace of DDR3 address and command lines.

<table>
<thead>
<tr>
<th>Sample Number</th>
<th>Physical Address</th>
<th>DDR Bus Decode</th>
<th>Cycle Type</th>
<th>Time</th>
<th>Time</th>
<th>ROWADDR</th>
<th>COLADDR</th>
</tr>
</thead>
<tbody>
<tr>
<td>-1046624</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0670</td>
<td>000</td>
</tr>
<tr>
<td>-1046623</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0470</td>
<td>000</td>
</tr>
<tr>
<td>-1046622</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0770</td>
<td>000</td>
</tr>
<tr>
<td>-1046621</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0570</td>
<td>000</td>
</tr>
<tr>
<td>-1046620</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0370</td>
<td>000</td>
</tr>
<tr>
<td>-1046619</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0170</td>
<td>000</td>
</tr>
<tr>
<td>-1046618</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0870</td>
<td>000</td>
</tr>
<tr>
<td>-1046617</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0870</td>
<td>000</td>
</tr>
<tr>
<td>-1046616</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0770</td>
<td>000</td>
</tr>
<tr>
<td>-1046615</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0670</td>
<td>000</td>
</tr>
<tr>
<td>-1046614</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0570</td>
<td>000</td>
</tr>
<tr>
<td>-1046613</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0470</td>
<td>000</td>
</tr>
<tr>
<td>-1046612</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0370</td>
<td>000</td>
</tr>
<tr>
<td>-1046611</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0270</td>
<td>000</td>
</tr>
<tr>
<td>-1046610</td>
<td></td>
<td>Deselect</td>
<td>Idle</td>
<td>1.680</td>
<td>-1.7442</td>
<td>0170</td>
<td>000</td>
</tr>
</tbody>
</table>

Figure 4. Memory decoder trace of DDR3 address and command lines.
Performance analysis

Although helpful, the typical deep-memory raw capture and related memory decoder output provide more information than can be easily evaluated manually by the logic analyzer user. But the DDR performance tool provides useful analysis by taking all the captured and decoded information and processing it into a variety of performance-oriented views. This valuable tool is one of four that are part of the B4622B protocol compliance and analysis toolset.

Now the specific steps are outlined to use the toolset:

From “Tools,” “External Applications,” select the “DDR Performance Tool,” as shown in Figure 5.

![Figure 5. Launch of the DDR performance tool.](image-url)
The configuration is using the DDR bus module called W3633A, the name of Keysight’s DDR3 BGA probe used in this measurement.

Click “OK,” as shown in Figure 6.
Press the “Setup” tab, and note the settings from the configuration file shown in Figure 7.
Press the “Run” tab, and press the “Run” button, as shown in Figure 8.

Figure 8. Choose default burst length equal to “8,” use of the entire trace as the data range, and then press “Run”.
Four examples of summary views from this first tool include the overview, refresh statistics, address histogram, and effective data rate, as seen in Figures 9-12.

Figure 9. Performance tool analysis of command-type distribution.
Figure 10. View of refresh cycle throughput.
Figure 11. View of address space access distribution.
Expected memory command distributions can be verified with the “distribution view” of the performance analysis tool during particular modes of target operation. It is easy to see if the target system is spending too much time in memory “deselects,” for example.

A prototype might be working functionally but lack overall system throughput. A view of the read and write data rate can reveal a problem in the memory controller design. The overall efficiency factor can also indicate an issue. Here a 51% efficiency rate, although not necessarily bad, might not be adequate for the application. When it comes to using memory address space, the memory controller typically should spend very little time accessing a few memory locations and should spread those memory accesses over a range. The histogram view of the accessed memory space can reveal “hot spots” that can lead to premature memory failures.

Since the performance tool operates off of address and command signals, even a 34-channel model 16850 Series logic analyzer is adequate for the task, thus enabling a very low-cost option.

Figure 12. DDR performance tool view of effective data rate.
Memory compliance testing

Another type of memory evaluation that can be helpful during prototype turn-on is a test of compliance to the JEDEC specification. This evaluation can expose errors within a memory controller design. Non-compliance to the spec can result in data errors. A DDR post process compliance tool is available that also works from address and command memory signals saved in logic analyzer memory. The type of module is selected along with the type of memory being evaluated, its data rate, and the desired tests. With this information, a suite of evaluation parameters can be tested using the compliance tool.

Now the specific steps are outlined to perform compliance testing on the DDR3 memory system.

Launch the “DDR Post Process Compliance Tool” from “Tools,” “External Applications,” as shown in Figure 13.
Then press the “Select Tests” tab and select all the JEDEC spec tests, as shown in Figure 14.

- All DDR Tests (Note: tests are bank-specific unless stated otherwise)
  - ACTIVATE to PRECHARGE/Auto-PRECHARGE must be \( \leq t\text{RASmax} \)
  - ACTIVATE to PRECHARGE must be \( \geq t\text{RASmin} \)
  - ACTIVATE to READ/WRITE must be \( \geq t\text{RCD} \)
  - PRECHARGE to ACTIVATE must be \( \geq t\text{RP} \)
  - READ to PRECHARGE must be \( \geq t\text{RP} \)
  - READ to WRITE must be \( \geq t\text{DRW} \)
  - WRITE to PRECHARGE must be \( \geq t\text{DP} \)
  - WRITE to READ must be \( \geq t\text{DWR} \)
  - WRITE to WRITE, READ to READ must be \( \geq t\text{CCD} \)
  - REFRESH to non-NOP/DESk must be \( \geq t\text{RFC} \)
  - ACTIVATE to ACTIVATE (different banks) must be \( \geq t\text{RD} \)
  - Four ACTIVATE window (different banks) must be \( \geq t\text{FAW} \)
  - ACTIVATE to ACTIVATE (same bank) must be \( \geq t\text{RC} \)
  - REFRESH cmd to REFRESH cmd must be \( \leq t\text{REFI} * 9 \)
  - Long cal (normal operation) to valid command must be \( \geq t\text{Qoper} \)
  - Short cal (normal operation) to valid command must be \( \geq t\text{QCS} \)
  - Mode Register Set command to Mode Register Set command \( \geq t\text{MRD} \)
  - Mode Register Set command to valid command \( \geq t\text{MOD} \)
  - REF command to power down entry \( \geq t\text{REFPDT} \)
  - Read command to power down entry \( \geq t\text{RPDT} \)
  - Write command to power down entry \( \geq t\text{WRPDT} \)
  - Exit reset from CKE high to valid command (ex MR5) \( \geq t\text{XPR} \)
  - SelfRefreshExit to Valid command with DLL \( \leq t\text{XS} \)
  - Exit Precharge Power Down with DLL to any valid command \( \leq t\text{XPDL} \)
  - READ or WRITE to an inactive row
  - REFRESH to an active bank
  - ACTIVATE to an active bank

*Figure 14. Select all memory compliance tests.*
Press the “Configure” tab, “Activate/Refresh Limit Set,” and then select “DDR3_1333_2K_U4154,” as shown in Figure 15.

Figure 15. Select a limit set for the compliance tests of the DDR3 1333 memory.
Press the “Run Tests” tab and then the “Run” button, as shown in Figure 16.

Figure 16. Select default settings to store details for the worst trials, and press “Run”.
The results of such a test can be seen in Figure 17 where failures were discovered for the operation of four “activates” occurring from different banks of memory.

Figure 17. Memory compliance failure for four ACTIVATE windows (different banks) to be less than 45.0 ns.

By selecting the row that highlights an error, the interface displays the number of discovered errors in the trace compared to the total number of that particular operation that occurred in the trace. It also lists the first 25 exact state pairs associated with each error count in the deep memory trace. It is important not only to report that errors occur but also the specific locations of those errors so that a root cause of failure can be pursued. A real-time compliance tool also triggers the logic analyzer on a violation.
The measurements so far have all been state (synchronous) capture, but timing (asynchronous) capture, including measurements on read and write data to track memory data flow, can also be useful. For the DDR3 1333 memory system being evaluated here, timing mode measurements require a timing sample rate that is fast enough to determine bus activity. A 3-to-1 ratio of logic analyzer sample rate to target system data rate is a good guideline to follow. For the 1333 data rate, this would translate to a 4 GHz or faster timing rate. The 16850 Series logic analyzers have a half-channel, 5-GHz timing speed that meets this requirement. A half-channel timing mode configuration is included with the analyzer for address, command, and data capture. An example capture is shown in Figure 18.

A 102-channel model is necessary to provide 48 channels in the half-channel mode so this measurement is able to capture address, command, and x8 or x16 data. Read and write data is not separated in timing capture, but settled data bus read and write values would still be seen in the DATA row with an expanded time/division setting. If the state capture of separate read and write data is required, a modular logic analyzer solution such as the U4154A offers a “dual sample mode” when in state capture mode that can accomplish this.

Figure 18. 5-GHz timing mode capture of DDR3 1333 address, command, and data
Positioning the 16850 Series portable logic analyzers with the modular U4154A analyzers

Both 16850 Series portable logic analyzers and the modular U4154A analyzers offer 2.5-GHz full-channel and 5-GHz half-channel timing measurements with deep memory. A comparison of timing and state mode capabilities is summarized in Figure 19 including use of the B4621B DDR decoder and the B4622B protocol compliance and analysis toolset.

<table>
<thead>
<tr>
<th>Measurements</th>
<th>16850 Series portable (34-, 68-, 102-, and 136-channel models)</th>
<th>U4154A modular (136 channels per module)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Addr/Cmd state capture on DDR3 up to DDR3 1333 — including DDR decoder, protocol compliance and analysis toolset</td>
<td>Yes, up to DDR3 1333 (667 MHz clock, cmd, addr, requires 34-channel model with option 700 to increase max clock frequency to 700 MHz)</td>
<td>Yes, the U4154A can capture state data rates up to 4 Gb/s</td>
</tr>
<tr>
<td>Addr/Cmd state capture on DDR3 over DDR3 1333 — including DDR decoder, protocol compliance and analysis toolset</td>
<td>No</td>
<td>Yes, the U4154A can capture state data rates up to 4 Gb/s</td>
</tr>
<tr>
<td>Addr/Cmd/Data deep timing capture on DDR3 (no DDR decoder, no compliance and analysis toolset)</td>
<td>Yes, 5 GHz half channel* for up to DDR3 1600 x8 or x16, up to 256M sample depth (requires 102-channel model)</td>
<td>Yes, 5 GHz half channel* for up to DDR3 1600, up to 400M sample depth</td>
</tr>
<tr>
<td>Addr/Cmd/Data high-resolution &quot;timing zoom&quot; capture (simultaneous with normal state or timing capture from one probe point), 256k samples depth (no DDR decoder, no compliance and analysis toolset)</td>
<td>Yes, 12.5 GHz full channel (requires 68-channel model for x8 and x16 data width)</td>
<td>Yes, 12.5 GHz full channel</td>
</tr>
<tr>
<td>Addr/Cmd/data state capture on DDR2/3/4 and LPDDR2/3/4 — including DDR decoder, protocol compliance and analysis toolset</td>
<td>No (clock input limited to 700 MHz for state capture and cannot separate out DDR read and Writes for state capture and cannot demultiplex addr/cmd bus on LPDDR2/3)</td>
<td>Yes, the U4154A can capture data rates up to 4 Gb/s</td>
</tr>
<tr>
<td>Standard DDR3 probing covers data capture up to 2500 Mb/s. Data rates over 2500 require specialty probing</td>
<td></td>
<td></td>
</tr>
<tr>
<td>As of Feb. 2014, DDR4 has been captured at data rates up to DDR4 2400. DDR4 is expected to achieve higher data rates in the future</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* Timing mode guideline is sample rate >= 3x data rate. 5-GHz sample rate allows viable timing captures up to DDR 1600. Decoders and compliance toolset are designed for state mode captures only.

| Table 1. Comparison of 16850 Series portable logic analyzer and U4154A modular logic analyzer timing and state capture capabilities |
State and timing measurement options and related probing requirements for 16850 Series analyzers

The state analysis capabilities of the 16850 Series allow it to make measurements and analysis on DDR2 and DDR3 memories up to DDR2/3 1333 (667 MHz clock) on address and control lines. Memory bus decode, compliance testing, and performance analysis are available in state mode only with related orderable tools. These options are outlined in Table 2. Timing analysis can be extended to memory data rates of 1600 Mbps by using half-channel, 5-GHz timing mode, but 102 channels are required to capture addr/cmd/x8-x16 data.

<table>
<thead>
<tr>
<th>DDR2 memory</th>
<th>DDR3 memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>Addr/Cmd only</td>
<td>Up to DDR3 1333 (667 MHz clock) state measurements on Addr/Cmd only. (No Data)</td>
</tr>
<tr>
<td></td>
<td>Requires 34 channel model or higher (one U4201A cable required providing two 90 pin pods)</td>
</tr>
<tr>
<td>Related Orderable SW Tools (State mode only):</td>
<td></td>
</tr>
<tr>
<td></td>
<td>B4621B Bus Decoder for DDR, DDR2, DDR3, DDR4 Debug and Validation (Only DDR2 and DDR3 are supported with the 16850 Series logic analyzer.)</td>
</tr>
<tr>
<td></td>
<td>B4622B Protocol Compliance and Analysis Toolset for DDR/2/3/4, and LPDDR/2/3 (Only DDR2 and DDR3 are supported with the 16850 Series logic analyzer.)</td>
</tr>
<tr>
<td>Supported probes with configuration files:</td>
<td>Supported probes with configuration files:</td>
</tr>
<tr>
<td>x16 Addr/Cmd/Data DDR2 BGA probe (W2631B)(Requires E5384A ZIF probe)</td>
<td>x16 Addr/Cmd/Data DDR3 BGA probe (W3631A)(Requires E5845A ZIF probe)</td>
</tr>
<tr>
<td>x8 Addr/Cmd/Data DDR2 BGA probe (W2633B)(Requires E5384A ZIF probe)</td>
<td>x8 Addr/Cmd/Data DDR3 BGA probe (W3633A)(Requires E5847A ZIF probe)</td>
</tr>
<tr>
<td>FS2372 DDR3 DIMM interposer (Addr/Cmd only)</td>
<td>FS2374 DDR3 SODIMM interposer (Addr/Cmd only)</td>
</tr>
<tr>
<td>Addr/Cmd/Data</td>
<td>Up to DDR2 1333 (667 MHz clock) state measurements on Addr/Cmd only. (No Data)</td>
</tr>
<tr>
<td></td>
<td>Requires 34 channel model or higher (one U4201A cable required providing two 90 pin pods)</td>
</tr>
<tr>
<td>Supports probes with configuration files:</td>
<td>Supports probes with configuration files:</td>
</tr>
<tr>
<td>x16 Addr/Cmd/Data DDR2 BGA probe (W2631B)(Requires E5384A ZIF probe)</td>
<td>x16 Addr/Cmd/Data DDR3 BGA probe (W3631A)(Requires E5845A ZIF probe)</td>
</tr>
<tr>
<td>x8 Addr/Cmd/Data DDR2 BGA probe (W2633B)(Requires E5384A ZIF probe)</td>
<td>x8 Addr/Cmd/Data DDR3 BGA probe (W3633A)(Requires E5847A ZIF probe)</td>
</tr>
<tr>
<td>FS2372 DDR3 DIMM interposer (Addr/Cmd only)</td>
<td>FS2374 DDR3 SODIMM interposer (Addr/Cmd only)</td>
</tr>
</tbody>
</table>

For higher speed memory analysis or greater channel count refer to the U4154A logic analyzer module.

Data pod is not connected for state measurements when used with the 16850 Series. Simultaneous state mode capture of read and write data requires a U4154A high-performance logic analyzer module with dual sample mode. The W3631A was designed to work with stacked DRAM under 2G bytes depth and brings out two CS and two ODT signals. An alternate probe, the W3630A, was designed for non-stacked DRAM of any depth, and brings out one CS, one ODT signal, and BA2 and A15. Refer to the W3630A Series BGA probe data sheet (publication number 5990-3179EN) for more details.

Table 2. Options for state and timing capture of DDR2/3 with the 16850 Series logic analyzers.
Summary

It is now possible to capture DDR3 1333 address and command signals with a low-cost, 34-channel general purpose portable logic analyzer in state (synchronous) mode and conduct memory decode, performance analysis, and compliance testing to help validate and debug digital designs. By using the 5-GHz half-channel timing mode with a 102-channel analyzer, waveforms of DDR3 1600 address, command, and x8 / x16 data signals from a DRAM can be viewed to help with overall system evaluation. Memory depth can be as high as 256M samples. The 12.5-GHz “timing zoom” timing capture can also be used for such measurements and only requires a 68-channel model analyzer to do so, however memory depth is limited to 256k samples. Although DDR decode of the DDR3 traffic is not supported in timing mode and performance analysis and compliance testing is not available in this mode, valuable debugging insight is provided by viewing the timing waveforms.

Modular analyzers (U4154A) are available for state capture on faster memories with higher data rates (up to 4G bit per second), including DDR3/4 and LPDDR2/3/4 memories. They also provide the capture and separation of memory read and write data and include DDR memory decode, performance analysis, and compliance testing.
AdvancedTCA® Extensions for Instrumentation and Test (AXIe) is an open standard that extends the AdvancedTCA for general purpose and semiconductor test. Keysight is a founding member of the AXIe consortium.

LAN eXtensions for Instruments puts the power of Ethernet and the Web inside your test systems. Keysight is a founding member of the LXI consortium.

PCI eXtensions for Instrumentation (PXI) modular instrumentation delivers a rugged, PC-based high-performance measurement and automation system.

Keysight’s commitment to superior product quality and lower total cost of ownership. The only test and measurement company with three-year warranty standard on all instruments, worldwide.

Up to five years of protection and no budgetary surprises to ensure your instruments are operating to specification so you can rely on accurate measurements.

Get the best of both worlds: Keysight’s measurement expertise and product breadth, combined with channel partner convenience.

For more information on Keysight Technologies’ products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

Americas
Canada (877) 894 4414
Brazil 55 11 3351 7010
Mexico 001 800 254 2440
United States (800) 829 4444

Asia Pacific
Australia 1 800 629 485
China 800 810 0189
Hong Kong 800 938 693
India 1 800 112 929
Japan 0120 (421) 345
Korea 080 769 0800
Malaysia 1 800 888 848
Singapore 1 800 375 8100
Taiwan 0800 047 866
Other AP Countries (65) 6375 8100

Europe & Middle East
Austria 0800 001122
Belgium 0800 58580
Finland 0800 523252
France 0805 980333
Germany 0800 6270999
Ireland 1800 832700
Israel 1 809 343051
Italy 800 599100
Luxembourg +32 800 58580
Netherlands 0800 0233200
Russia 8800 5009286
Spain 0800 000154
Sweden 0200 882255
Switzerland 0800 805353
Opt. 1 (DE)
Opt. 2 (FR)
Opt. 3 (IT)
United Kingdom 0800 0280637

For other unlisted countries:
www.keysight.com/find/contactus
(BP-07-10-14)