

TECHNICAL OVERVIEW

Chapter 8

Microstrip and CPW Power Divider Design

PathWave Advanced Design System (ADS)

PATHWAVE

Theory

A power divider is a three-port microwave device that is used for power division or power combining. In an ideal power divider, the power going into port 1 is equally split between the two output ports, and vice versa for power combining. Figure 1 demonstrates this concept. Power dividers have applications in coherent power splitting of local oscillator power, antenna feedback network of phased array radars, external leveling and radio measurements, power combining of multiple input signals, and power combining of high-power amplifiers.




Figure 1. A power divider and a power combiner



Objective

To design various types of power dividers at 3 GHz and simulate the performance using ADS.

T-Junction Power Divider

The different types of power dividers are T-junction, resistive, Wilkinson, and hybrid coupler. The T-Junction power divider is a simple 3-port network and can be implemented in any kind of transmission medium such as a microstrip, stripline, coplanar waveguide, etc. A 3-port network cannot be lossless, reciprocal, and matched at all the ports. Therefore, since a T-junction power divider is lossless and reciprocal, it cannot be perfectly matched at all of the ports. The T-Junction power divider can be modeled as a junction of three transmission lines as shown in Figure 2.




Figure 2. Picture of a junction of three transmission lines

Design Flow of Distributed T-Junction Power Divider

- 1. Select an appropriate substrate of thickness (h) and dielectric (ϵ_r) for the design of the power divider.
- 2. Calculate the wavelength λ_q from the given frequency specifications as follows:

$$\lambda_g = \frac{c}{\sqrt{\epsilon_r}f}$$

Where

c is the velocity of light in air.

f is the frequency of operation of the coupler.

- ε_r is the dielectric constant of the substrate.
- 3. Synthesize the physical parameters (length & width) for the $\lambda/4$ lines with impedances of Z_0 and $\sqrt{2}$ Z_0 . Remember that Z_0 is the characteristic impedance of the microstrip line, which is 50 Ω .

Distributed T-Junction Power Divider Simulation

1. Calculate the physical parameters of the T-junction power divider. The physical characteristics of the microstrip are as follows:

Dielectric Properties:

 ϵ_r : 4.6

Height (H) : 1.6 mm

Loss Tangent (TanD) : 0.0023

Metal Height (T) : 0.035 mm

Metal Conductivity (Cond) : 5.8E7 (Copper)

2. Use LineCalc to determine the length and width of the 50 Ω (Z_0) and 70.7 Ω ($\sqrt{2}$ Z_0) lines. The LineCalc windows are shown in Figures 3 and 4.

50 Ω line:

Width = 2.9 mm

Length = 13.4 mm

70.7 Ω line:

Width = 1.5 mm

Length = 13.8 mm




Figure 3. LineCalc results for 50 Ω lines




Figure 4. LineCalc results for 70.7 Ω lines

- 3. Create a model of the T-Junction power divider in the layout window of ADS. This can be done using the TLines-Microstrip library. The finished layout is shown in Figure 5.
 - a. Use the **MLIN** components to create the microstrip lines. LineCalc was used to calculate the length and width for a quarter wave transformer. For the 70.7 Ω lines, using both length and width values for a quarter wave transformer will yield the best results. For the 50 Ω lines, use the calculated width; the length is less important. In this case, TL1 is a quarter wave transformer; TL3 and TL4 both have a length of 5 mm.
 - b. To create **Bend1** and **Bend2**, use the **MBEND** component (you may need to do a search). The width should match the width of the 70.7 Ω line.
 - c. To create **Tee1**, use the **MTEE** component (under the TLines-Microstrip palette). W1 and W2 should match the 70.7 Ω line; W3 should match the 50 Ω line.
 - d. If you want to explore the effects of the bend components, try using the **MCURVE** components instead of MTEE.




Figure 5. Microstrip layout

- 4. Connect the pins to the input and output terminals.
- 5. Open the Substrate Editor to define the substrate using the properties above.
 - Unlike in previous labs, the thickness of the conductor is important to the simulation.
 Therefore, under the conductor settings in the Substrate Editor, change the operation to Intrude into Substrate. This is shown in Figure 6.
 - b. Go into the Material Definitions window. Verify the parameters for the FR 4 dielectric TanD and Er.




Figure 6. Substrate Editor showing the properties for the conductor

- 6. Open the EM Setup window to define the parameters for the simulation.
 - a. Define the simulation frequency from 1 GHz to 5 GHz.
 - b. Turn on Edge Mesh by going to **Options > Mesh**. Click to enable **Edge Mesh**.
- 7. Run the simulation. The results are shown in Figures 7, 8, and 9.




Figure 7. S(1,1), S(2,2), and S(3,3) for the power divider



Figure 8. S(2,1) and S(3,1) for the power divider




Figure 9. S(2,3) for the power divider

Results and Conclusions

As expected, Figure 9 shows that about half of the power goes from the input to the two output ports. Due to loss and parasitic effects, this number is slightly less than -3 dB, meaning that a little less than half power went to each of the output ports.

Figure 10 shows that there is significant coupling between the two output ports, which means that they are not isolated from each other. This is one of the limitations of a T-Junction Power Divider. This will be explored in later sections.

Wilkinson Power Divider

The Wilkinson power divider is a robust power divider with the output ports matched, with the reflected power dissipated. This provides better isolation between the output ports when compared to the T-Junction power divider. The Wilkinson power divider can also be used to provide arbitrary power division. The geometry and transmission line equivalent of a Wilkinson power divider is shown in Figure 10. In this section, both a lumped element and distributed element Wilkinson Power divider will be simulated.




Figure 10. Geometry (left) and transmission line equivalent (right)

Design of a Lumped Element Wilkinson Power Divider

Before creating the lumped element model, the capacitance and inductance values must be calculated. Figure 11 shows the generic schematic of the Wilkinson Power Divider.




Figure 11. Generic schematic for Wilkinson Power Divider

From the schematic, values for the capacitance (C_1 and C_2) and inductance (L_1 and L_2) must be determined. These values can be calculated using the formulas below.

$$C_1 = C_2 = \frac{1}{\sqrt{2R_a \cdot \sqrt{R_b}R_c \cdot \omega^2}}$$

$$\frac{2R_a \cdot \sqrt{R_bR_c}}{\sqrt{R_bR_c}}$$

$$L_2 = L_3 = \sqrt{\frac{2R_a\sqrt{R_bR_c}}{\omega^2}}$$

$$L_1 = \sqrt{\frac{R_a \sqrt{R_b} R_c}{2\omega^2}}$$

$$R = 2\sqrt{R_a R_b}$$

Where

$$Z_0 = R_a = R_b = R_c = 50 \Omega$$

 ω = 2 π f, the angular frequency

Design Specifications

Design frequency : 3 GHz

Angular frequency : 1.88 x 10¹⁰ radians

 $C_1 = C_2 = 0.75 pF$

 $L_2 = L_3 = 3.75 \text{ nH}$

 $L_1 = 1.87 \text{ nH}$

 $R_1 = 100 \Omega$

Lumped Element Wilkinson Power Divider Simulation

- 1. Create a new schematic in a new cell.
- 2. From the Lumped Components library, select the appropriate components. Click to place them in the schematic, as shown in Figure 12.




Figure 12. Competed schematic for Wilkinson Power Divider

3. Set up the S-Parameter simulation from **1 GHz** to **5 GHz** with a step size of 0.01 GHz. Perform the simulation and observe the responses shown in Figures 13, 14, and 15.




Figure 13. S(1,1), S(2,2), and S(3,3) for the power divider




Figure 14. S(2,1) and S(3,1) for the power divider




Figure 15. S(2,3) for the power divider

Results and Observations

Figure 13 shows that there is very little reflection into each port at the design frequency of 3 GHz. Figure 14 shows that there was also about half power going from the input port into each of the output ports. Note that the schematic simulation does not take into account the effect that the layout will have on the results. This will be shown in a later simulation. Figure 15 also shows that there is little coupling between the two output ports. This is a direct result of adding the isolation resistor.

Design of Distributed Wilkinson Power Divider

1. Calculate the physical parameters of the Wilkinson Power Divider using the electrical parameters given at the beginning of this chapter. The physical parameters for both the 50 Ω (Z_0) and 70.7 Ω (Z_0) can be synthesized using LineCalc. The results are shown below:

50 Ω line:

Width = 2.9 mm

Length = 13.4 mm

70.7 Ω line:

Width = 1.5 mm

Length = 13.8 mm

- 2. The layout from the T-junction power divider will be used for the Wilkinson power divider. However, an isolation resistor of $2Z_0$ is needed. This will be added when doing EM/circuit co-simulation, as we are using a discrete component to represent the resistor. Copy the layout from the T-junction power divider cell into a new cell for the distributed layout of the Wilkinson power divider.
- 3. Since the isolation resistor will be added between the outputs, add a port between each of the 50 Ω and 70.7 Ω lines. The layout is shown in Figure 16.




Figure 16. Layout for power divider shown with Ports 4 and 5 added

4. When a new port is created, it is set to 50 Ω by default. However, because Ports 4 and 5 will be connected to a discrete component in the schematic view, the ports need to be defined as having infinite impedance. To do this, open the **Port Editor** (next to the Substrate icon or **EM > Port Editor**). Change **Ref Impedance** to **10000** (units are ohms) for Ports 4 and 5. This is shown in Figure 17.




Figure 17. Port Editor showing changed reference impedance for Ports 4 and 5

- 5. As with the layout, copy the **emSetup** from the T-junction cell and paste it into this cell. Most of the settings will be reused.
- 6. Verify that the frequency sweep is from 1 GHz to 5 GHz.
- 7. In the Model section, enable both EM model options. Press **Auto-create Now**. This is shown in Figure 18.




Figure 18. EM Setup with EM model options selected

- 8. Run the simulation.
- While an emModel was created for the layout, a symbol is needed to do co-simulation. Go to EM > Component > Create EM Model and Symbol. Select both options, as shown in Figure 19.




Figure 19. Creating an EM Symbol

- Create a new schematic cell. Drag and drop the emModel onto the schematic. Change the view for the simulation to emModel (right click on the symbol, go to Component > Choose View for Simulation).
- 11. Set up a S-Parameter simulation from **1 GHz** to **5 GHz** with a step size of 0.01 GHz. The final schematic is shown in Figure 20.




Figure 20. Schematic showing emModel used

12. Run the simulation.




Figure 21. S(1,1), S(2,2), and S(3,3) for the power divider




Figure 22. S(2,1) and S(3,1) for the power divider




Figure 23. S(2,3) shown for the power divider

Results and Observations

Figure 21 shows that there is more reflection into each of the ports when compared to the discrete component model. Figure 22 shows that there is still about half power going from the input port into each of the output ports. Figure 23 shows that there is less coupling between the output lines when compared with the T-junction power divider. This shows the isolation resistor was effective. None of these traces match up exactly with the discrete element simulation. This is to be expected, as the layout-based model takes into account electromagnetic effects, such as edge effects and added parasitics of the microstrip layer. This will negatively impact the performance of the power divider.

Coplanar Waveguide T-Junction Power Divider

Coplanar waveguides (CPW) are a type of waveguide that is fabricated on a printed circuit board. Unlike traditional schematics on a PCB, a waveguide relies on the spacing between the traces to guide the wave through the circuit. This principle applies in a CPW T-junction power divider. The layout below is similar to that of the T-junction power divider but must be slightly modified to operate as a waveguide.

Design Flow of CPW T-Junction Power Divider

- 1. Select an appropriate substrate of thickness (h) and dielectric constant (£r) for the design of the power divider.
- 2. Calculate the wavelength λg from the given formula

$$\lambda_g = \frac{c}{\sqrt{\epsilon_r}f}$$

Where

c is the velocity in air

f is the frequency of operation of the coupler

 \mathcal{E}_r is the dielectric constant of the substrate

3. Synthesize the physical parameters (length and width) for the $\lambda/4$ CPW line with impedances of Z_0 and $\sqrt{2}$ Z_0 .

CPW T-Junction Power Divider Simulation

1. Calculate the physical parameters of the CPW T-junction power divider using the parameters from the earlier section. Use LineCalc to synthesis the length, width, and gap of the 50 Ω (Z_0) and 70.7 Ω ($\sqrt{2}$ Z_0) lines. The LineCalc windows are shown in Figures 24 and 25. The physical parameters for the lines are as follows:

50 Ω Line:

Width = 3 mm [fixed]

Gap = 0.37 mm

Length = 15.96 mm

70.7 Ω Line:

Width = 1.5 mm [fixed]

Gap = 0.69 mm

Length = 15.67 mm




Figure 24. LineCalc for 50 Ω line




Figure 25. LineCalc for 70.7 Ω line

Create the structure in the layout window of ADS. It can be created using the CPW components
available in the TLines-Waveguide library. Each of the waveguide components should be a quarter
wavelength, as calculated in LineCalc. This is shown in Figure 26.




Figure 26. Layout of CPW lines

- 3. When placing the components, note that ground separation lines will be placed on the layout. These lines are invisible to the simulation but provides a visual clue as to where the ground plane should be placed. Using the Draw Rectangle tool, place the ground components outside of the ground separation lines. To make sure that the rectangles are drawn at the appropriate gap from the waveguides, enable the following options: Toggle Snap Enabled Mode, Toggle Intersection Snap Mode, and Toggle Vertex Snap Mode. They are located along the top toolbar.
- 4. Assign pins to the layout. For each signal pin, there will be two ground pins. To make it easier to analyze results, assign the signal pins as Ports 1, 2, and 3. The ground pins should start at Port 4. Note that the signal pins should connect right to the waveguide component and the ground pins should be placed right inside the edge. This is shown in Figure 27.




Figure 27. Layout of CPW power divider with ground plane

- 5. The substrate used for the waveguide will be slightly different than the previous sections because of the location of the ground pin. Make a copy of the substrate from the previous sections and place it in the same cell as the CPW layout. Open the Substrate Editor and make the following changes. The final substrate properties are shown in Figure 28.
 - a. Right click on the dielectric (FR4) and select Insert Substrate Layer.
 - b. Right click on the Cover layer and select **Delete Cover**.
 - c. Change the bottom dielectric to AIR.




Figure 28. Substrate layout showing added air layer

- 6. Because there are two ground pins for each signal pin, the mapping must be changed. Open the Port Editor (next to the substrate button on the toolbar) and make the following changes. The final port mapping is shown in Figure 29.
 - a. Select Ports 4 through 9. Right click and click Delete.
 - b. Drag the ground pins from the Layout Pins section at the bottom to the appropriate signal port in the S-Parameter Ports section. Before the ground pins are mapped, each signal pin will show GND instead of the port. This indicates that a ground pin has not been selected.




Figure 29. Port Editor showing remapped ground pins

- 7. Create a copy of the EM Setup from previous sections. Set the simulation frequency range as 2.6 GHz to 3.4 GHz. Ensure that Edge Mesh is enabled (Options > Mesh). Note that the frequency span is smaller than in previous sections. This is because the simulation will require more time because the structure is larger than in previous sections.
- 8. Run the simulation. When running the simulation, a warning might pop up stating that polyline edges were found on the strip layer. This refers to the ground separation lines in the layout. This is not a problem, as the ground separation lines are invisible to the simulation.




Figure 30. S(1,1), S(2,2), and S(3,3) for the power divider




Figure 31. S(2,1) and S(3,1) for the power divider




Figure 32. S(2,3) for the power divider

Results and Observations

Figure 30 shows that there is minimal reflection at the input port, but more reflection exists at the output ports. This is to be expected, as creating a match was not a consideration in the design of the power divider. Figure 31 shows that just under half power was sent to each of the output ports. This is to be expected, as the layout simulation takes into account the electromagnetic effects, which will lead to power dissipation along the waveguide. Figure 32 shows that coupling exists between the two output ports. While this is not ideal, it is expected, as there are no components in the design intended to reduce the coupling between the two ports (as had been done for the Wilkinson power divider).

Conclusion

Congratulations! You have completed Microstrip and CPW Power Divider Design. Check out more examples. www.keysight.com/find/eesof-ads-rfmw-examples.

Learn more at: www.keysight.com

For more information on Keysight Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

